Professional Documents
Culture Documents
Sr . N o.
1
Project Title
Viterbi decoder for GSM convolutional encoder on FPGA Viterbi decoder for IEEE 802.11 convolutional encoder using VHDL SDRAM controller using VHDL
Field of Project
VLSI, Communicati on VLSI, Communicati on VLSI, Embedded sys VLSI, Embedded sys VL SI, Communicati on Image Processing
Durati on of Project
1 year
Hardware options
Fees
1 year
FPGA Spartan 3E
6 months
1 year
Implementation of combined modulation systems using Verilog Touch less fingerprint reorganization
FPGA Spartan 3E or higher Portable Hardware (Beagle boards), DSP6416 or other DSP TMS kits VERTEX FPGA kits
64 bit math co-processor using Verilog Unauthorized access system using KEY-PAD, fingerprint sensor and GSM module.
VLSI
Embedded
Contact: Jainam Shah : 9909165129 Ujash Poshiya : 8000545480 Sagar Shah : 8905630463