The Altera MAX 7000 Family of CPLDs

The MAX 7000 architecture consists of the following elements: 1. Logic Array Blocks (LABs) 2. Macrocell Arrays Prefabricated arrays of higherlevel logic gates, flip flops, registers, and other ALU components to perform certain functions. They are manufactured on wafers which are normally called slices. 3. Expander product terms 4. Programmable Interconnect Array (PIA) 5. I/O control blocks. Figure 11.8 shows the basic architecture of Alteras MAX 7000 family of CPLDs As shown, it contains an array of blocks referred to as Logic Array Blocks (LABs), a Programmable Interconnect Array (PIA) that contains interconnect wires, and I/O control blocks. Each LAB contains 16 macrocells and the PIA can connect any LAB input or output to any other LAB. It also includes four dedicated inputs that can be used as general inputs or a high speed, global control signals (clock, clear), and two output enable signals.