Professional Documents
Culture Documents
(11)
0
1 .
eff
od
V
=
+
(12)
2
1 1
1
1
. . .
0.29. . 1 1
. 4 . 2 .
sat od od
dB od
sat sat
V L V V
P V
Rs V L V L
| || |
= + +
| |
\ .\ .
(13)
to convert to dBm=10 log (1000*P1dB) (3.8)
2
1 1
3
1
. . . 8
. . 1 1
3 . 4 . 2 .
sat od od
IIP od
sat sat
V L V V
P V
Rs V L V L
=
| || |
+ +
| |
\ .\ .
(14)
1 0
2 .
sat
V L = + (15)
B. Thit k mch nguyn l s dng in tr lm tng
tuyn tnh
Hnh. 2. Mch nguyn l b trn Gilbert cell s dng in tr
lm tng tuyn tnh.
Bng. 1. Kch thc cc linh kin c s dng thit k b
trn Gilbert cell.
Linh kin Gi tr n v
R1 500 Ohm
Rs 50 Ohm
NMOS [0:3] W/L =75/0.35 m
NMOS [4:5] W/L =150/0.35 m
NMOS 6 W/L =300/0.35 m
NMOS 7 W/L =1/0.2 m
NMOS [8:9] W/L =1/1 m
PMOS 0 W/L =1/1 m
R (1,5,6) 10-36-36 KOhm
C [0:1] 7.35 pF
C. Thit k b trn tn Gilbert cell s dng cun cm lm
tng tuyn tnh.
We saw how the introduction of the source resistor Rs
greatly improved the linearity of the mixer. However,
using a resistor will cause a voltage drop and hence an needed
increase in the voltage rails to ensure the devices remain in
saturation. Another important problem with using a resistor
is the noise it will generate. The solution is to use a lossless
component an inductor.
There are a number of issues when using an inductor Ls
one being the circuit will now be more frequency
dependant. A second issue is that inductors used in CMOS
tend to have low Quality (Q) factors typically 2 to 3. Thirdly
the addition of the source inductor will have a significant
effect on the input impedance (Re) and will need to be
checked to ensure the impedance is not negative (which may
cause instability!).
We can set up a S-parameter simulation to alter the
value of Ls to determine the input resistive impedance. To
ensure the simulation will work the switching transistors
are biased on using two voltage sources.
With a source de-generation inductor of value 12.7 nH
results in an input impedance of ~ 50 ohms (Rs =34
ohms). If 100 ohm input impedance is required (If
connecting to a balun) then Ls =38 nH.
When we add an inductor we are in fact adding an
inductor with an added series resistance dependant on the Q
(Quality factor) of the inductor:
.
2.
L
Q
R
e
= (16)
IV. KT QU M PHNG
A. Kt qu m phng b trn tn Gilbert cell s dng in
tr lm tng tuyn tnh.
Hnh. 3. M phng cch ly gia tn s v tuyn, tn s
giao ng ni v tn hiu trung tn ti cc cng.
Bng. 2. cch ly gia tn s v tuyn, tn s giao ng
ni v tn hiu trung tn ti cc cng.
LO-to-IF
feedthrough
LO-to-RF
feedthrough
RF-to-LO
feedthrough
RF-to-IF
feedthrough
-124.8dB -289.1dB -279.9dB -138.6dB
Hnh. 4. li chuyn i.
Hnh. 5. M phng thu c im nn bc 1 v IIP3.
Hnh. 6. Kt qu m phng h s tp m.
Bng. 3. Cc thng s c tnh ca b trn dng in tr
lm tng tuyn tnh.
Thams Gi tr n v
li chuyn i 8.012 dB
H s tp m 10 dB
Dng tiu th 2.96 mA
IIP3 3.15 dBm
Cng sut tn s giao
ng ni
15 dBm
in th cung cp 1.8 V
Tn s sng v tuyn 433 MHz
Cng ngh ch to GP 0.13 m
B. Kt qu m phng b trn s dng cun cm lm tng
tuyn tnh.
Hnh. 7. M phng cch ly gia tn s v tuyn, tn s
giao ng ni v tn hiu trung tn ti cc cng.
Bng. 4. cch ly gia tn s v tuyn, tn s giao ng
ni v tn hiu trung tn ti cc cng.
LO-to-IF
feedthrough
LO-to-RF
feedthrough
RF-to-LO
feedthrough
RF-to-IF
feedthrough
-89.46dB -175.8dB -143.0dB -123.2dB
Hnh. 8. li chuyn i.
Hnh. 9. Kt qu m phng h s tp m.
Hnh. 10. M phng thu c imnn bc 1 v IIP3.
Bng. 5. Cc thng s c tnh ca b trn dng cun cm
lm tng tuyn tnh.
Parameter Value Unit
li chuyn i 11.91 dB
H s tp m 6.7 dB
Dng tiu th 2.88 mA
IIP3 -4.58 dBm
Cng sut tn s giao
ng ni
15 dBm
in th cung cp 1.8 V
Tn s sng v tuyn 433 MHz
Cng ngh ch to GP 0.13 m
V. LAYOUT IMPLEMENTATION
Hnh. 11. Thit k vt l b trn tn s dng in tr lm tng
tuyn tnh.
Hnh. 12. Thit k vt l b trn tn s dng cun cmlm
tng tuyn tnh.
Bng. 6. Din tch ca hai thit k vt l b trn tn.
Thit k vt l Din tch n v
B trn s dng
in tr
310*120 2
m
B trn s dng
cun dy
720*315 2
m
If we replace the source resistor by the inductor, the area of
the layout is larger four times than conventional design.
Therefore, if there is no request too strict about the gain and
noise factor paramters, we should choose the design with
source resistor to reduce the layout area of the system.
Bng. 7. : Tmtt v so snh kt qu thit k t c v
nhng thit k c ng ti
c tnh Reference This work
[11] [12] [13]
in th cung
cp (V)
1.8 1.8 3 1.8
Tn s sng v
tuyn (MHz)
2400 1400
3600
1900 433
Tn s giao
ng ni (MHz)
2050 1390-
3590
- 425
Dng in tiu
th (mA)
14.56 6.5 3.5 2.1
Cng sut tn s
giao ng ni
4 -8 -25 15
(dBm)
H s tp mv
mt pha (dB)
17.5 20.8-
23.2
13.6 6.7/10
li chuyn
i (dB)
-5.3 4.3-6.9 12.8 8/11.9
IIP3 (dBm) 8.6 -0.5-2.6 0.068 -4.58/3.15
imnn 1dB
(dBm)
1 -12.9
13.9
- -13/-6.58
VI. TNG KT V THO LUN
This paper described the design flow and simulation of a
MOS Gilbert cell in differential mixer by using the Spectre
in order to predict the various physical circuit parameters
of gain, noise figure and linearity. The design process based
on the 0.13 mGlobalfoundries technology. Moreover, the
mixer could be optimized the gain of the mixer, the output
load, SSB noise figure or the linearity.
The mixer consumes 5.2 mW fromthe 1.8 V power
supply. Depended upon the purpose of systemrequirement,
the reasonable mixer type is chosen with or without inductor.
ACKNOWLEDGEMENT
Our first and deepest thanks to Vietnam National
University Hochiminh city (VNU HCM) for the grant in the
formof a VNU HCM research project with Code number:
B2011-40-04.
TI LIU THAM KHO
[1] T.H. Lee, The Design of CMOS Radio Frequency Integrated Circuits,
Cambridge University Press,1998.
[2] Vojkon Vidojkovic, Low Voltage, Low Power Folded Switching
Mixer with Current Reuse in 0.18 um CMOS, online available,
http://w3.ele.tue.nl/fileadmin/ele/ICS/MsM/Files/VVidojkovic/viscas2
004_2.pdf
[3] Barrie Gilbert, The Micromixer: A Highly Linear Variant of the
Gilbert Mixer Using a Bisymmetric Class AB Input Stage, IEEE
J ournal of Solid-StateCircuits, vol.32, pp1412-1423, Sept,1997
[4] Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw
Companies,2001.
[5] Barrie Gilbert, The Multitanh Principle: A tutorial Overview, IEEE
J ournal of Solid-StateCircuits, vol 33, pp.2-17, J an., 1998
[6] Liu Ting Ping,5 GHz CMOS Radio Transceiver Front end Chipset,
IEEE J ournal of Solid-StateCircuits, Vol. 35, pp.1927-1932,Dec,2002
[7] T Soorapanth, T.H Lee, RF Linearity of Short Channel
MOSFETs, IEEE J ournal of Solid State Circuits, vol. 32, no. 5,
May 1997.
[8] PhamB, A 1.9GHz Gilbert Mixer in 0.18u CMOS for a cable
tuner, Department of Electronics, Carleton University, Canada,
2002-2003
[9] S Long, Agilent EEsof EDA - Design Seminar: RFIC MOS Gilbert
Cell Mixer Design, J une 1999
[10] N. Islam, S. K. Islam, and H. F. Huq, High performance CMOS
converter design in TSMC 0.18-m process, in Proc. IEEE Southeast
Conf., pp. 148152, Apr. 2005.
[11] S.-Y. Chao and C.-Y. Yang, A 2.4-GHz 0.18-m CMOS doubly
balanced mixer with high linearity, in Proc. IEEE Int. Symp.
VLSI Design, Automation and Test, pp. 247250, Apr. 2008.
[12] Hung-Che Wei, A Low Voltage Wideband CMOS Mixer with
High Linearity, in International J ournal of Modelling and
Optimization,
Vol. 2, No. 1, February 2012
[13] Lin Wei, Huang Shizhen ,Wangzhen , Chen Zhi , Design of A
1.9 GHz CMOS Downmixer Based on TSMC 0.18umTechnology, in
Proc. International MultiConference of Engineers and Computer
Scientists 2009 Vol. IIIMECS 2009, March 18 - 20, 2009, Hong Kong