You are on page 1of 37

Internal Use Only

North/Latin America
Europe/Africa
Asia/Oceania

http://aic.lgservice.com
http://eic.lgservice.com
http://biz.lgservice.com

LED LCD TV
SERVICE MANUAL
CHASSIS : LD21B

MODEL: 42/47LS5600
MODEL:
MODEL:

CAUTION

BEFORE SERVICING THE CHASSIS,


READ THE SAFETY PRECAUTIONS IN THIS MANUAL.

CONTENTS

CONTENTS . ............................................................................................. 2
SAFETY PRECAUTIONS ......................................................................... 3
SERVICING PRECAUTIONS ................................................................... 4
SPECIFICATION ....................................................................................... 6
ADJUSTMENT INSTRUCTION .............................................................. 11
SCREW ASSEMBLY WORKING GUIDE ............................................... 16
BLOCK DIAGRAM ................................................................................. 17
EXPLODED VIEW .................................................................................. 19
SCHEMATIC CIRCUIT DIAGRAM ..............................................................

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-2-

LGE Internal Use Only

SAFETY PRECAUTIONS
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by
in the
Schematic Diagram and Exploded View.
It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent
Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.

General Guidance

Leakage Current Hot Check (See below Figure)


Plug the AC cord directly into the AC outlet.

An isolation Transformer should always be used during the


servicing of a receiver whose chassis is not isolated from the AC
power line. Use a transformer of adequate power rating as this
protects the technician from accidents resulting in personal injury
from electrical shocks.
It will also protect the receiver and it's components from being
damaged by accidental shorts of the circuitry that may be
inadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown,
replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor,
over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.

Do not use a line Isolation Transformer during this check.


Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor
between a known good earth ground (Water Pipe, Conduit, etc.)
and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
with 1000 ohms/volt or more sensitivity.
Reverse plug the AC cord into the AC outlet and repeat AC voltage
measurements for each exposed metallic part. Any voltage
measured must not exceed 0.75 volt RMS which is corresponds to
0.5 mA.
In case any measurement is out of the limits specified, there is
possibility of shock hazard and the set must be checked and
repaired before it is returned to the customer.

Leakage Current Hot Check circuit

Before returning the receiver to the customer,


always perform an AC leakage current check on the exposed
metallic parts of the cabinet, such as antennas, terminals, etc., to
be sure the set is safe to operate without damage of electrical
shock.

Leakage Current Cold Check(Antenna Cold Check)

With the instrument AC plug removed from AC source, connect an


electrical jumper across the two AC plug prongs. Place the AC
switch in the on position, connect one lead of ohm-meter to the AC
plug prongs tied together and touch other ohm-meter lead in turn to
each exposed metallic parts such as antenna terminals, phone
jacks, etc.
If the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1 M and 5.2 M.
When the exposed metal has no return path to the chassis the
reading must be infinite.
An other abnormality exists that must be corrected before the
receiver is returned to the customer.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-3-

LGE Internal Use Only

SERVICING PRECAUTIONS
CAUTION: Before servicing receivers covered by this service
manual and its supplements and addenda, read and follow the
SAFETY PRECAUTIONS on page 3 of this publication.
NOTE: If unforeseen circumstances create conflict between the
following servicing precautions and any of the safety precautions
on page 3 of this publication, always follow the safety precautions.
Remember: Safety First.
General Servicing Precautions
1. Always unplug the receiver AC power cord from the AC power
source before;
a. Removing or reinstalling any component, circuit board module or any other receiver assembly.
b. Disconnecting or reconnecting any receiver electrical plug or
other electrical connection.
c. Connecting a test substitute in parallel with an electrolytic
capacitor in the receiver.
CAUTION: A wrong part substitution or incorrect polarity
installation of electrolytic capacitors may result in an explosion hazard.
2. Test high voltage only by measuring it with an appropriate
high voltage meter or other voltage measuring device (DVM,
FETVOM, etc) equipped with a suitable high voltage probe.
Do not test high voltage by "drawing an arc".
3. Do not spray chemicals on or near this receiver or any of its
assemblies.
4. Unless specified otherwise in this service manual, clean
electrical contacts only by applying the following mixture to the
contacts with a pipe cleaner, cotton-tipped stick or comparable
non-abrasive applicator; 10 % (by volume) Acetone and 90 %
(by volume) isopropyl alcohol (90 % - 99 % strength)
CAUTION: This is a flammable mixture.
Unless specified otherwise in this service manual, lubrication of
contacts in not required.
5. Do not defeat any plug/socket B+ voltage interlocks with which
receivers covered by this service manual might be equipped.
6. Do not apply AC power to this instrument and/or any of its
electrical assemblies unless all solid-state device heat sinks are
correctly installed.
7. Always connect the test receiver ground lead to the receiver
chassis ground before connecting the test receiver positive
lead.
Always remove the test receiver ground lead last.
8. Use with this receiver only the test fixtures specified in this
service manual.
CAUTION: Do not connect the test fixture ground strap to any
heat sink in this receiver.
Electrostatically Sensitive (ES) Devices
Some semiconductor (solid-state) devices can be damaged easily by static electricity. Such components commonly are called
Electrostatically Sensitive (ES) Devices. Examples of typical ES
devices are integrated circuits and some field-effect transistors
and semiconductor chip components. The following techniques
should be used to help reduce the incidence of component damage caused by static by static electricity.
1. Immediately before handling any semiconductor component or
semiconductor-equipped assembly, drain off any electrostatic
charge on your body by touching a known earth ground. Alternatively, obtain and wear a commercially available discharging
wrist strap device, which should be removed to prevent potential shock reasons prior to applying power to the unit under test.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

2. After removing an electrical assembly equipped with ES


devices, place the assembly on a conductive surface such as
aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly.
3. Use only a grounded-tip soldering iron to solder or unsolder ES
devices.
4. Use only an anti-static type solder removal device. Some solder
removal devices not classified as anti-static can generate
electrical charges sufficient to damage ES devices.
5. Do not use freon-propelled chemicals. These can generate
electrical charges sufficient to damage ES devices.
6. Do not remove a replacement ES device from its protective
package until immediately before you are ready to install it.
(Most replacement ES devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or
comparable conductive material).
7. Immediately before removing the protective material from the
leads of a replacement ES device, touch the protective material
to the chassis or circuit assembly into which the device will be
installed.
CAUTION: Be sure no power is applied to the chassis or circuit,
and observe all other safety precautions.
8. Minimize bodily motions when handling unpackaged replacement ES devices. (Otherwise harmless motion such as the
brushing together of your clothes fabric or the lifting of your
foot from a carpeted floor can generate static electricity sufficient to damage an ES device.)
General Soldering Guidelines
1. Use a grounded-tip, low-wattage soldering iron and appropriate
tip size and shape that will maintain tip temperature within the
range or 500 F to 600 F.
2. Use an appropriate gauge of RMA resin-core solder composed
of 60 parts tin/40 parts lead.
3. Keep the soldering iron tip clean and well tinned.
4. Thoroughly clean the surfaces to be soldered. Use a mall wirebristle (0.5 inch, or 1.25 cm) brush with a metal handle.
Do not use freon-propelled spray-on cleaners.
5. Use the following unsoldering technique
a. Allow the soldering iron tip to reach normal temperature.
(500 F to 600 F)
b. Heat the component lead until the solder melts.
c. Quickly draw the melted solder with an anti-static, suctiontype solder removal device or with solder braid.
CAUTION: Work quickly to avoid overheating the circuit
board printed foil.
6. Use the following soldering technique.
a. Allow the soldering iron tip to reach a normal temperature
(500 F to 600 F)
b. First, hold the soldering iron tip and solder the strand against
the component lead until the solder melts.
c. Quickly move the soldering iron tip to the junction of the
component lead and the printed circuit foil, and hold it there
only until the solder flows onto and around both the component lead and the foil.
CAUTION: Work quickly to avoid overheating the circuit
board printed foil.
d. Closely inspect the solder area and remove any excess or
splashed solder with a small wire-bristle brush.

-4-

LGE Internal Use Only

IC Remove/Replacement
Some chassis circuit boards have slotted holes (oblong) through
which the IC leads are inserted and then bent flat against the circuit foil. When holes are the slotted type, the following technique
should be used to remove and replace the IC. When working with
boards using the familiar round hole, use the standard technique
as outlined in paragraphs 5 and 6 above.

3. Solder the connections.


CAUTION: Maintain original spacing between the replaced
component and adjacent components and the circuit board to
prevent excessive component temperatures.
Circuit Board Foil Repair
Excessive heat applied to the copper foil of any printed circuit
board will weaken the adhesive that bonds the foil to the circuit
board causing the foil to separate from or "lift-off" the board. The
following guidelines and procedures should be followed whenever
this condition is encountered.

Removal
1. Desolder and straighten each IC lead in one operation by
gently prying up on the lead with the soldering iron tip as the
solder melts.
2. Draw away the melted solder with an anti-static suction-type
solder removal device (or with solder braid) before removing
the IC.
Replacement
1. Carefully insert the replacement IC in the circuit board.
2. Carefully bend each IC lead against the circuit foil pad and
solder it.
3. Clean the soldered areas with a small wire-bristle brush.
(It is not necessary to reapply acrylic coating to the areas).

At IC Connections
To repair a defective copper pattern at IC connections use the
following procedure to install a jumper wire on the copper pattern
side of the circuit board. (Use this technique only on IC connections).

"Small-Signal" Discrete Transistor


Removal/Replacement
1. Remove the defective transistor by clipping its leads as close
as possible to the component body.
2. Bend into a "U" shape the end of each of three leads remaining
on the circuit board.
3. Bend into a "U" shape the replacement transistor leads.
4. Connect the replacement transistor leads to the corresponding
leads extending from the circuit board and crimp the "U" with
long nose pliers to insure metal to metal contact then solder
each connection.
Power Output, Transistor Device
Removal/Replacement
1. Heat and remove all solder from around the transistor leads.
2. Remove the heat sink mounting screw (if so equipped).
3. Carefully remove the transistor from the heat sink of the circuit
board.
4. Insert new transistor in the circuit board.
5. Solder each transistor lead, and clip off excess lead.
6. Replace heat sink.
Diode Removal/Replacement
1. Remove defective diode by clipping its leads as close as possible to diode body.
2. Bend the two remaining leads perpendicular y to the circuit
board.
3. Observing diode polarity, wrap each lead of the new diode
around the corresponding lead on the circuit board.
4. Securely crimp each connection and solder it.
5. Inspect (on the circuit board copper side) the solder joints of
the two "original" leads. If they are not shiny, reheat them and if
necessary, apply additional solder.

1. Carefully remove the damaged copper pattern with a sharp


knife. (Remove only as much copper as absolutely necessary).
2. carefully scratch away the solder resist and acrylic coating (if
used) from the end of the remaining copper pattern.
3. Bend a small "U" in one end of a small gauge jumper wire and
carefully crimp it around the IC pin. Solder the IC connection.
4. Route the jumper wire along the path of the out-away copper
pattern and let it overlap the previously scraped end of the
good copper pattern. Solder the overlapped area and clip off
any excess jumper wire.
At Other Connections
Use the following technique to repair the defective copper pattern
at connections other than IC Pins. This technique involves the
installation of a jumper wire on the component side of the circuit
board.
1. Remove the defective copper pattern with a sharp knife.
Remove at least 1/4 inch of copper, to ensure that a hazardous
condition will not exist if the jumper wire opens.
2. Trace along the copper pattern from both sides of the pattern
break and locate the nearest component that is directly connected to the affected copper pattern.
3. Connect insulated 20-gauge jumper wire from the lead of the
nearest component on one side of the pattern break to the lead
of the nearest component on the other side.
Carefully crimp and solder the connections.
CAUTION: Be sure the insulated jumper wire is dressed so the
it does not touch components or sharp edges.

Fuse and Conventional Resistor


Removal/Replacement
1. Clip each fuse or resistor lead at top of the circuit board hollow
stake.
2. Securely crimp the leads of replacement component around
notch at stake top.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-5-

LGE Internal Use Only

SPECIFICATION

NOTE : Specifications and others are subject to change without notice for improvement.

1. Application range

This specification is applied to the LCD TV used LD21B


chassis.

3. Test method

2. Requirement for Test

1) Performance: LGE TV test method followed


2) Demanded other specification
- Safety : CE, IEC specification
- EMC : CE, IEC

Each part is tested as below without special appointment.


1) Temperature: 25 C 5 C(77 F 9 F), CST: 40 C 5 C
2) Relative Humidity: 65 % 10 %
3) Power Voltage
: Standard input voltage (AC 100-240 V~, 50/60 Hz)
* Standard Voltage of each products is marked by models.
4) Specification and performance of each parts are followed
each drawing and specification by part number in
accordance with BOM.
5) The receiver must be operated for about 5 minutes prior to
the adjustment.

4. Model General Specification


No.
1

Item
Market

Specification

Remarks
DTV & Analog (Total 37 countries)
DTV (MPEG2/4, DVB-T) :37 countries
UK/Italy/Germany/France/Spain/Sweden/Finland/Netherlands/ Belgium/Luxemburg/ Greece/Denmark/Czech/
Austria /Hungary/Swiss/Croatia/Turkey
Norway/Slovenia/Poland/Ukraine/Portugal/Ireland/Morocco/
Latvia/Estonia/Lithania/Rumania/Bulgaria/Russia/Slovakia
Bosnia/Serbia/Albania/Kazakhstan/Belarus

EU(PAL Market-37Countries)

DTV (MPEG2/4, DVB-T2): 8 countries


UK/Denmark/Sweden/Finland/Norway/Ireland/Ukraine/
Kazakhstan
DTV (MPEG2/4, DVB-C): 37 countries
UK/Italy/Germany/France/Spain/Sweden/Finland/Netherlands/ Belgium/Luxemburg/ Greece/Denmark/Czech/
Austria /Hungary/Swiss/Croatia/Turkey
Norway/Slovenia/Poland/Ukraine/Portugal/Ireland/Morocco/
Latvia/Estonia/Lithania/Rumania/Bulgaria/Russia/Slovakia
Bosnia/Serbia/Albania/Kazakhstan/Belarus
DTV (MPEG2/4,DVB-S): 29 countries
Italy/Germany/France/Spain/Netherlands/ Belgium/
Luxemburg/ Greece/ Czech/Austria /Hungary/Swiss/
Croatia/
Turkey/Slovenia/Poland/Portugal/ Morocco/Latvia/
Estonia/Lithania/Rumania/Bulgaria/Russia/Slovakia
Bosnia/Serbia/Albania/ Belarus
Supported satellite : 22 satellites
HISPASAT 1C/1D, ATLANTIC BIRD 2, NILESAT 101/102,
ATLANTIC BIRD 3, AMOS 2/3, THOR 5/6, IRIUS 4,
EUTELSAT-W3A, EUROBIRD 9A, EUTELSAT-W2A,
HOTBIRD 6/8/9, EUTELSAT-SESAT, ASTRA 1L/H/M/
KR, ASTRA 3A/3B, BADR 4/6, ASTRA 2D, EUROBIRD 3,
EUTELSAT-W7, HELLASSAT 2, EXPRESS AM1, TURKSAT 2A/3A, INTERSAT10

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-6-

LGE Internal Use Only

No.
2

Item
Broadcasting system

Specification
1) PAL-BG
2) PAL-DK
3) PAL-I/I
4) SECAM L/L
5) DVB-T/T2/C/S

Remarks

DVB-T
- Guard Interval(Bitrate_Mbit/s)
1/4, 1/8, 1/16, 1/32
- Modulation : Code Rate
QPSK : 1/2, 2/3, 3/4, 5/6, 7/8
16-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
64-QAM : 1/2, 2/3, 3/4, 5/6, 7/8

Receiving system

DVB-T2
- Guard Interval(Bitrate_Mbit/s)
1/4, 1/8, 1/16, 1/32, 1/128, 19/128, 19/256,
- Modulation : Code Rate
QPSK : 1/2, 2/5, 2/3, 3/4, 5/6
16-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
64-QAM : 1/2, 2/5, 2/3, 3/4, 5/6
256-QAM : 1/2, 2/5, 2/3, 3/4, 5/6

Analog : Upper Heterodyne


Digital : COFDM, QAM

DVB-C
- Symbolrate : 4.0Msymbols/s to 7.2Msymbols/s
- Modulation : 16QAM, 64-QAM, 128-QAM and 256-QAM

4
5

Scart Jack (1EA)


Video Input RCA(1EA)

Component Input (1EA)

RGB Input

RGB-PC

HDMI Input (3EA)

HDMI1-DTV/DVI
HDMI2-DTV
HDMI3-DTV

Audio Input (2EA)

RGB/DVI Audio
Component & AV

10

SDPIF out (1EA)

11

Earphone out (1EA)

12

USB (1EA or 2EA)

DVB-S/S2
- symbolrate
DVB-S2 (8PSK / QPSK) : 2 ~ 45Msymbol/s
DVB-S (QPSK) : 2 ~ 45Msymbol/s
- viterbi
DVB-S mode : 1/2, 2/3, 3/4, 5/6, 7/8
DVB-S2 mode : 1/2, 2/3, 3/4, 3/5, 4/5, 5/6, 8/9, 9/10
Scart 1 Jack is Full scart and support RF-OUT(analog).
4 System : PAL, SECAM, NTSC, PAL60

PAL, SECAM
PAL, SECAM, NTSC
Y/Cb/Cr
Y/Pb/Pr

SPDIF out
Antenna, AV1, AV2, Component, RGB,
HDMI1, HDMI2, HDMI3
EMF,
DivX HD,
For SVC (download)
DVB-T

13

DVB

14

Ethernet (1EA)

DVB-C
DVB-S
DLNA(Wired, DMP only)

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-7-

Analog(D-SUB 15PIN)
Some models (LD21A,LD21C) are not supported.
PC(HDMI version 1.3)
Support HDCP
The number of Input ports is different by model.
In case of the RGB/DVI Audio input,
Some models(LD21A,LD21C) are not supported.
Component & AVs audio input is used by common port.
Some models(LD21A,LD21C) are not supported.
Some models(LD21A,LD21C) are not supported.
JPEG, MP3, DivX HD
LM58, CM96: 2EA
LS56, LS35, CS46, LS,34, LM34 : 1EA
CI : U
 K, Finland, Denmark, Norway, Sweden, Russia,
Spain, Ireland, Luxemburg, Belgium, Netherland
CI+ : France(Canal+), Italy(DGTVi)
CI : Switzerland, Austria, Slovenia, Hungary, Bulgaria
CI+ : S
 witzerland(UPC,Cablecom), Netherland(Ziggo),
Germany(KDG,CWB), Finland(labwise)
CI + : Germany(Astra HD+ )
Some models (LD21A,LD21C) are not supported.

LGE Internal Use Only

5. Video resolutions (2D)

5.1. Component Input (Y, CB/PB, CR/PR)


No.

Resolution

H-freq(kHz)

V-freq(Hz)

Pixel clock(MHz)

Proposed

720*576

15.625

50.00

13.5

SDTV ,DVD 576I

720*480

15.73

60.00

13.5135

SDTV ,DVD 480I

720*480

15.73

59.94

13.50

SDTV ,DVD 480I

720*576

31.25

50.00

27.00

SDTV 576P

720*480

31.50

60.00

27.027

SDTV 480P

720*480

31.47

59.94

27.00

SDTV 480P

1280*720

37.50

50.00

74.25

HDTV 720P

1280*720

45.00

60.00

74.25

HDTV 720P

1280*720

44.96

59.94

74.176

HDTV 720P

10

1920*1080

28.125

50.00

74.25

HDTV 1080I

11

1920*1080

33.75

60.00

74.25

HDTV 1080I

12

1920*1080

33.72

59.94

74.176

HDTV 1080I

13

1920*1080

56.25

50.00

148.50

HDTV 1080P

14

1920*1080

67.50

60.00

148.50

HDTV 1080P

15

1920*1080

67.432

59.94

148.352

HDTV 1080P

16

1920*1080

27.00

24.00

74.25

HDTV 1080P

17

1920*1080

26.97

23.94

74.176

HDTV 1080P

18

1920*1080

33.75

30.00

74.25

HDTV 1080P

19

1920*1080

33.71

29.97

74.176

HDTV 1080P

5.2. RGB Input (PC) LS35/LS34/CS46 series models are not supported.
No.

Resolution

H-freq(kHz)

V-freq.(Hz)

Pixel clock(MHz)

Proposed

DDC

640*350

31.468

70.09

25.17

EGA

720*400

31.469

70.08

28.32

DOS

640*480

31.469

59.94

25.17

VESA(VGA)

800*600

37.879

60.31

40.00

VESA(SVGA)

1024*768

48.363

60.00

65.00

VESA(XGA)

1152*864

54.348

60.053

80.00

VESA

1360*768

47.712

60.015

85.50

VESA (WXGA)

1920*1080

67.5

60

148.5

HDTV 1080P

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-8-

LGE Internal Use Only

5.3. HDMI Input(PC/DTV)


No.

Resolution

H-freq(kHz)

V-freq.(Hz)

Pixel clock(MHz)

PC(DVI)
1

Proposed

Remark

DDC
640*350

31.468

70.09

25.17

EGA

720*400

31.469

70.08

28.32

DOS

640*480

31.469

59.94

25.17

VESA(VGA)

800*600

37.879

60.31

40.00

VESA(SVGA)

1024*768

48.363

60.00

65.00

VESA(XGA)

1152*864

54.348

60.053

80.00

VESA

1360*768

47.712

60.015

85.50

VESA (WXGA)

1280*1024

63.981

60.020

108.0

VESA (SXGA)

FHD only

1920*1080

67.50

60.00

148.5

HDTV 1080P

FHD only

720*480

31.47

59.94

27.00

SDTV 480P

720*480

31.50

60.00

27.027

SDTV 480P

720*576

31.250

50.00

27.00

SDTV 576P

1280*720

37.50

50.00

74.25

HDTV 720P

DTV

1280*720

45.00

60.00

74.25

HDTV 720P

1280*720

44.96

59.94

74.176

HDTV 720P

1920*1080

28.125

50.00

74.25

HDTV 1080I

1920*1080

33.75

60.00

74.25

HDTV 1080I

1920*1080

33.72

59.94

74.176

HDTV 1080I

10

1920*1080

56.250

50.00

148.50

HDTV 1080P

11

1920*1080

67.50

60.00

148.50

HDTV 1080P

12

1920*1080

67.432

59.94

148.352

HDTV 1080P

13

1920*1080

27.00

24.00

74.25

HDTV 1080P

14

1920*1080

26.97

23.976

74.176

HDTV 1080P

15

1920*1080

33.75

30.00

74.25

HDTV 1080P

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

-9-

LGE Internal Use Only

ADJUSTMENT INSTRUCTION
1. Application Range

(4) Click "Connect" tab. If "Can't" is displayed, check connection


between computer, jig, and set.

This specification sheet is applied to all of the LCD TV with


LD21B chassis.

(2)

(3)

2. Designation

(1) The adjustment is according to the order which is designated


and which must be followed, according to the plan which
can be changed only on agreeing.
(2) Power adjustment : Free Voltage.
(3) Magnetic Field Condition: Nil.
(4) Input signal Unit: Product Specification Standard.
(5) Reserve after operation : Above 5 Minutes (Heat Run)
Temperature : at 25 C 5 C
Relative humidity : 65 10 %
Input voltage : 220 V, 60 Hz
(6) Adjustment equipments: Color Analyzer(CA-210 or CA-110),
DDC Adjustment Jig, Service remote control.
(7) Push the "IN STOP" key - For memory initialization.

Please Check the Speed :


To use speed between
from 200KHz to 400KHz

(5) Click "Auto" tab and set as below.


(6) Click "Run".
(7) After downloading, check "OK" message.

Case1 : Software version up


1. After downloading S/W by USB , TV set will reboot
automatically.
2. Push In-stop key.
3. Push Power on key.
4. Function inspection
5. After function inspection, Push In-stop key.
Case2 : Function check at the assembly line
1. When TV set is entering on the assembly line, Push
In-stop key at first.
2. Push Power on key for turning it on.
If you push Power on key, TV set will recover
channel information by itself.
3. After function inspection, Push In-stop key.

(4)
filexxx.bin

(5)

(7)...........OK

(6)

* USB DOWNLOAD

(1) Put the USB Stick to the USB socket.


(2) Automatically detecting update file in USB Stick.
- If your downloaded program version in USB Stick is Low,
it didn't work. But your downloaded version is High, USB
data is automatically detecting.
(3) Show the message "Copying files from memory".
(4) Updating is starting.

3. Main PCB check process


APC - After Manual-Insert, executing APC

* Boot file Download

(1) Execute ISP program "Mstar ISP Utility" and then click
"Config" tab.
(2) Set as below, and then click "Auto Detect" and check "OK"
message.
If "Error" is displayed, check connection between computer,
jig, and set.
(3) Click "Read" tab, and then load download file(XXXX.bin)
by clicking "Read"

(5) Updating Completed, The TV will restart automatically.


(6) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)
* If downloading version is more high than your TV have, TV
can lost all channel data. In this case, you have to channel
recover. if all channel data is cleared, you didnt have a DTV/
ATV test on production line.

(1)
filexxx.bin

* After downloading, have to adjust Tool Option again.


(1) Push "IN-START" key in service remote control.
(2) Select "Tool Option 1" and push "OK" key.
(3) Punch in the number. (Each model has their number)

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 10 -

LGE Internal Use Only

3.1. ADC Process

(1) ADC
- Enter Service Mode by pushing "ADJ" key,
- Enter Internal ADC mode by pushing "" key at "7. ADC
Calibration".
EZ ADJUST

3.3. EDID data

ADC Calibration

0. Tool Option1

ADC Comp 480i

NG

1. Tool Option2

ADC Comp 1080p

NG

2. Tool Option3

ADC RGB

NG

3. Tool Option4
4. Tool Option 5

Start

(1) FHD RGB EDID data (RGB input : only LD21B support)

0
1
00 00 FF
10
c
20 0F 50
30 01 01
40 45 00
50 40 70
60 3E 1E
70

2
FF
01
54
01
A0
36
53

3
FF
03
A1
01
5A
00
10

4
FF
68
08
01
00
A0
00

5
FF
A0
00
01
00
5A
0A

6
FF
5A
31
02
00
00
20

7
00
78
40
3A
1E
00
20

8
1E
0A
45
80
66
00
20

9
6D
EE
40
18
21
1E
20

7
00
78
40
3A
1E
00
20

8
1E
0A
45
80
66
00
20

9
6D
EE
40
18
21
1E
20

91 A3 54 4C 99 26
61 40 71 40 81 80
71 38 2D 40 58 2C
50 B0 51 00 1B 30
00 00 00 FD 00 3A
20 20
d
00 e

Reset

5. Country Group

(2) FHD HDMI EDID data

6. Area Option
7. ADC Calibration

8. White Balance
9. 10 Point WB
10. Test Pattern
11. EDID D/L
12. Sub B/C
13. Touch Sensitivity Setting

<Caution> Using "power on" key of the Adjustment remote


control, power on TV.
* ADC Calibration Protocol (RS232)
NO

Item

CMD 1

CMD 2

Data 0

Enter
Adjust MODE

Adjust
Mode In

When transfer the Mode In,


Carry the command.

ADC adjust

ADC Adjust

Automatically adjustment
(The use of a internal pattern)

Adjust Sequence
aa 00 00 [Enter Adjust Mode]
xb 00 40 [Component1 Input (480i)]
ad 00 10 [Adjust 480i Comp1]
xb 00 60 [RGB Input (1024*768)] (only LD21B)
ad 00 10 [Adjust 1024*768 RGB] (only LD21B)
aa 00 90 End Adjust mode
* Required equipment : Adjustment remote control.

After enter Service Mode by pushing "ADJ" key.


Enter EDID D/L menu.
Enter "START" by pushing "OK" key.
<Caution> Never connect HDMI && D-sub cable when EDID
downloaded.
EDID D/L

0. Tool Option1

HDMI1

NG

1. Tool Option2

HDMI2

NG

2. Tool Option3

HDMI3

NG

3. Tool Option4

RGB

4. Tool Option 5

NG
Start

Reset

5. Country Group
6. Area Option
7. ADC Calibration

1
2
3
4
5
FF FF FF FF FF
c
01 03 80 A0
0F 50 54 A1 08 00
01 01 01 01 01 01
45 00 A0 5A 00 00
40 70 36 00 A0 5A
3E 1E 53 10 00 0A

6
FF
5A
31
02
00
00
20

22
01
f
01
31 00 00
20 C2 31
45 00 A0
B8 28 55
00 00 00

d
9F 04 13 05 14
50 09 57 07
71 1C 16 20 58
00 72 51 D0 1E
02 3A 80 18 71
00 1E 01 1D 00
21 00 00 1E 00
00 00 00 00 00

02
22

03
15

F1
26
1D
9E
00
5A
40
00

4E
15
80
01
00
00
C4
00

10
07
18
1D
1E
00
8E
00

a
91
61
71
50
00
20

b
A3 54 4C 99
40 71 40 81
38 2D 40 58
B0 51 00 1B
00 00 FD 00
20
d
01
03 02 12 20
f
2C 25 00 20
20 6E 28 55
38 2D 40 58
BC 52 D0 1E
00 00 00 00
00 00 00 00

26
80
2C
30
3A
e
21
C2
00
2C
20
00
e

MODEL NAME

HEX

EDID Table

DDC Function

HD/FHD Model

0001

01 00

Analog/Digital

b. Serial No: Controlled on production line.


c. Month, Year: Controlled on production line:
ex) Week : '01' -> '01'
Year : '2012' -> '16' fix
d. Model Name(Hex):
cf) TV sets model name in EDID data is below.
Model name

MODEL NAME(HEX)

LG TV

00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 (LG TV)

e. Checksum: Changeable by total EDID data.


FHD(8 Bit)
EDID C/S data
HDMI
RGB
Block 0
43
5C
25
(HDMI1)
Check sum
(Hex)
Block 1
15 (HDMI2)
05 (HDMI3)
f. Vendor Specific(HDMI)

8. White Balance
9. 10 Point WB

Input

10. Test Pattern


11. EDID D/L

0
00

(3) Detail EDID Options are below


a. Product ID

3.2. EDID Download

EZ ADJUST

00
10
20
30
40
50
60
70
80
90
A0
B0
C0
D0
E0
F0

12. Sub B/C


13. Touch Sensitivity Setting

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 11 -

Model name(HEX)

HDMI1

67030C001000801E

HDMI2

67030C002000801E

HDMI3

67030C003000801E

LGE Internal Use Only

3.4 Function Check

* Connecting picture of the measuring instrument


(On Automatic control)
Inside PATTERN is used when W/B is controlled. Connect to
auto controller or push Adjustment R/C POWER ON
Enter the mode of White-Balance, the pattern will come out.

- Check display and sound


Check Input and Signal items.
1) TV
2) AV (SCART / CVBS)
3) COMPONENT (480i)
4) RGB (PC : 1024 x 768 @ 60hz) (* RGB input : LD21B
only support)
5) HDMI
6) PC Audio In (* except LD21A chassis model)
* Display and Sound check is executed by Remote control.

Full White Pattern

COLOR
ANALYZER
TYPE : CA-210

<Caution>
Not to push the INSTOP key after completion if the function
inspection.

RS-232C Communication

* Auto-control interface and directions

(1) Adjust in the place where the influx of light like floodlight
around is blocked. (illumination is less than 10 lux).
(2) Adhere closely the Color analyzer(CA210) to the module
less than 10 cm distance, keep it with the surface of the
Module and Color analyzer's prove vertically.(80 ~ 100).
(3) Aging time
- After aging start, keep the power on (no suspension of
power supply) and heat-run over 5 minutes.
- Using 'no signal' or 'POWER ONLY' or the others, check
the back light on.

4. Total Assembly line process


4.1. Adjustment Preparation

W/B Equipment condition


CA210
: CCFL/EEFL -> CH9, Test signal: Inner pattern(80IRE)
LED -> CH14, Test signal: Inner pattern(80IRE)
If it is executed W/B adjustment in 2~3 minutes H/run, it is
adjusted by Target data

Mode

Temp

Cool

13,000k

Medium

9,300k

Warm

6,500k

Coordinate spec
X=0.269 (0.002)
Y=0.273 (0.002)
X=0.285 (0.002)
Y=0.293 (0.002)
X=0.313 (0.002)
Y=0.329 (0.002)

Target
X=0.271
Y=0.276
X=0.287
Y=0.296
X=0.315
Y=0.332

Auto adjustment Map(using RS-232C to USB cable)


RS-232C COMMAND
[CMD ID DATA]
Wb
00 00
White Balance Start
Wb
00 ff
White Balance End

<Test Signal>
Inner pattern
(204gray,
80IRE)

RS-232C COMMAND
[CMD ID DATA]

Edge LED W/B Table in process of time (LGD module & 65


AUO module)
GP4

Aging
time
(Min)

1
2
3
4
5
6
7
8
9

0-2
3-5
6-9
10-19
20-35
36-49
50-79
80-119
Over 120

Cool
X
y
269
273
280
287
279
285
277
284
276
283
274
280
272
277
271
275
270
274
269
273

Medium
x
y
285
293
296
307
295
305
293
304
292
303
290
300
288
297
287
295
286
294
285
293

Warm
x
y
313
329
320
337
319
335
317
334
316
333
314
330
312
327
311
325
310
324
309
323

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

CA-210

Cool

Mid

CENTER
(DEFAULT)

MIN

Warm

Cool

Mid

MAX

Warm

R Gain

jg

Ja

jd

00

172

192

192

192

G Gain

jh

Jb

je

00

172

192

192

192

B Gain

ji

Jc

jf

00

192

192

172

192

R Cut

64

64

64

128

G Cut

64

64

64

128

B Cut

64

64

64

128

<Caution>
Color Temperature : COOL, Medium, Warm.
One of R Gain/G Gain/ B Gain should be kept on 0xC0, and
adjust other two lower than C0.(When R/G/B Gain are all
C0, it is the FULL Dynamic Range of Module)

- 12 -

LGE Internal Use Only

* Manual W/B process using adjust Remote control.

After enter Service Mode by pushing "ADJ" key,


E nter White Balance by pushing " " key at "8. White
Balance".
White Balance

EZ ADJUST
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Tool Option5
5. Country Group
6. Area Option
7. ADC Calibration
8. White Balance
9. 10 Point WB
10. Test Pattern
11. EDID D/L
12. Sub B/C
13. Touch Sensitivity Setting

Color Temp.
R-Gain
G-Gain
B-Gain
R-Cut
G-Cut
B-Cut
Test-Pattern
Backlight
Reset

5. HI-POT Test

5.1. HI-POT auto-check preparation

- Check the POWER cable and SIGNAL cable insertion condition

5.2. HI-POT auto-check

Cool
172
172
192
64
64
64
ON
100
To Set

(1) Pallet moves in the station. (POWER CORD / AV CORD is


tightly inserted)
(2) Connect the AV JACK Tester.
(3) Controller (GWS103-4) on.
(4) HI-POT test (Auto)
- If Test is failed, Buzzer operates.
- If Test is passed, GOOD Lamp on and move to next process automatically.

5.3. Checkpoint

(1) Test voltage


- Touchable Metal : 3KV / min at 100mA
- SIGNAL : 3KV / min at 100mA
(2) TEST time: 1 second. (case : mass production )
(3) TEST POINT
- Touchable Metal => LIVE & NEUTRAL : Touchable Metal.
- SIGNAL => LIVE & NEUTRAL : SIGNAL.

* After you finished all adjustments, Press "In-start" key and


compare Tool option and Area option value with its BOM, if
it is correctly same then unplug the AC cable. If it is not
same, then correct it same with BOM and unplug AC cable.
For correct it to the model's module from factory Jig model.
* P ush the "IN STOP" key after completing the function
inspection. And Mechanical Power Switch must be set
ON.

4.2. EYE-Q function check

(1) Turn on TV.


(2) Press EYE key of Adjustment remote control.
(3) Cover the Eye Q II sensor on the front of the using your
hand and wait for 6 seconds.
(4) Confirm that R/G/B value is lower than 10 of the "Raw
Data (Sensor data, Back light)". If after 6 seconds, R/G/B
value is not lower than 10, replace Eye Q II sensor.
(5) Remove your hand from the Eye Q II sensor and wait for 6
seconds.
(6) Confirm that "ok" pop up. If change is not seen, replace
Eye Q II sensor.

6. Model name & Serial number D/L

Press Power on key of service remote control.


(Baud rate : 115200 bps)
Connect USB to RS232 Signal Cable to USB Jack.
Write Serial number.
Must check the serial number at the Diagnostics of SET UP
menu.(Refer to below)

6.1. Signal Table


CMD

LENGTH

ADH

ADL

DATA_1

...

Data_n

CS

DELAY

CMD : A0h
LENGTH : 85~94h (1~16 bytes)
ADH : EEPROM Sub Address high (00~1F)
ADL : EEPROM Sub Address low (00~FF)
Data : Write data
CS : CMD + LENGTH + ADH + ADL + Data_1 +...+ Data_n
Delay : 20ms

4.3. Outgoing condition Configuration

When pressing IN-STOP key by SVC remocon, Red LED


are blinked alternatively. And then automatically turn off.
(Must not AC power OFF during blinking)

6.2. Comand Set


Adjust mode

CMD(hex)

LENGTH(hex)

EEPROM WRITE

A0h

84h+n

Description
n-bytes Write (n = 1~16)

* Description
FOS Default write : <7mode data> write
Vtotal, V_Frequency, Sync_Polarity, Htotal, Hstart, Vstart, 0,
Phase
Data write : Model Name and Serial Number write in EEPROM,.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 13 -

LGE Internal Use Only

6.3. Method & notice

(1) Serial number D/L is using of scan equipment.


(2) S etting of scan equipment operated by Manufacturing
Technology Group.
(3) Serial number D/L must be conformed when it is produced in
production line, because serial number D/L is mandatory by
D-book 4.0.

* Manual Download(Model Name and Serial Number)

If the TV set is downloaded by OTA or Service man, sometimes


model name or serial number is initialized.(Not always)
There is impossible to download by bar code scan, so It need
Manual download.
1) Press the "Instart" key of Adjustment remote control.
2) Go to the menu "6.Model Number D/L" like below photo.
3) Input the Factory model name or Serial number like photo.

7. MAC Address & CI+ key download


7.1 MAC Address

7.1.1 Equipment & Condition


Play file : Serial.exe
MAC Address edit
Input Start / End MAC address

7.1.2 Download method

(1) Communication Prot connection

Connection : PCBA (USB Port) USB to Serial Adapter


(UC-232A) RS-232C cable PC(RS-232C port)
* Caution : LJ21* chassis support only UC-232A driver. (only
use this one. )

4) Check the model name Instart menu. Factory name displayed.


(ex 32LV3400-ZG)
5) Check the Diagnostics.(DTV country only) Buyer model
displayed.(ex 32LV3400-ZG)

(2) MAC Address & CI+ Key Download


Set CI+ Key path Directory at Start Mac & CI+ Download
Programme
Com 1,2,3,4 and 115200(Baudrate)

GP4_LOW

Port connection button click(1)


Push the (2) MAC Address write.
At success Download, check the OK (3)
Start CI+ Key Download, Push the (4)
Check the OK or NG

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 14 -

LGE Internal Use Only

7.2 LAN Inspection

7.2.1. Equipment & Condition

Each other connection to LAN Port of IP Hub and Jig

7.2.2. LAN inspection solution

LAN Port connection with PCB


Network setting at MENU Mode of TV
Setting automatic IP
Setting state confirmation
-> If automatic setting is finished, you confirm IP and MAC
Address.

7.3. LAN PORT INSPECTION(PING TEST)


Connect SET -> LAN port == PC -> LAN Port

SET

PC

7.3.1. Equipment setting

(1) Play the LAN Port Test PROGRAM.


(2) Input IP set up for an inspection to Test Program.
*IP Number : 12.12.2.2

7.3.2. LAN PORT inspection (PING TEST)

(1) Play the LAN Port Test Program.


(2) Connect each other LAN Port Jack.
(3) Play Test (F9) button and confirm OK Message.
(4) Remove LAN cable.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 15 -

LGE Internal Use Only

SCREW ASSEMBLY WORKING GUIDE


Screw specification and application situation
A

C
D

<Warning>
Check Screw Type When Screw is assembled at 'A' Part. If 'C' Screw is used at the 'A'
part, Module will get damaged.

Copyright
LG Electronics. Inc. All rights reserved.
Only for training and service purposes

- 16 -

LGE Internal Use Only

Block Diagram
LVDS
(FHD/50Hz)

X-tal
24M

Tuner

FPC(51P)

FE_TS_DATA[0:7]
TU_CVBS

SERIAL FLASH
IC1401 (8M bit)
MX25L8005M2I

SPI

SIF

Rear

DDR3 1Gb
DDR3 1Gb
IC1202
IC1201
H5TQ1G63BFR
H5TQ1G63BFR

DDR3 Add.
DDR3 Data

TMDS

HDMI1/2(DVI)

I2C

M24M01-HRMN6TP
IC104 256Kbit

CVBS, Y/Pb/Pr, L/R

Component/AV

PC/DVI Audi In

L/R

SPDIF

SPDIF

PCM_A[0:7]

74LCX244
Buffer

PCM_A[8:14]
PCM_DATA[0:7]

FE_TS_DATA[0:7]
TS_DATA[0:7]
SENSOR
_SCL/SDA

EPHY

Ethernet

KEY1
KEY2
LED_R

USB

Except of
LM4600/LM3100/
LM3400/LS4100/
LS3500/CS460

Side

HDMI3

DP/DM
IR

CONTROL
IR & LED /
SOFT TOUCH
(TACT SWITCH)

TMDS
I2S

1 / 153

Audio AMP
STA380BWE

SPK L/R

CI Slot

LG2111A
IC101

RGB/H/V

RGB PC

CI Slot:
Only LM5700 for China

NAND FLASH
IC102 (2Gbit)

Y/Pb/Pr, L/R

Component

I2C MAP (LGE2112)

Driving Current : 2/4/6/8mA


+3.3V_Normal

+3.3V_TU

We can be changed by software


configuration.

IC104
NVRAM

1K
2.2K

IC103
HDCP EEPROM

22

22

TU_SCL

I2C_SCL

33

TU_SDA

I2C_SDA

TUNER(A,D)

IC101
LGE2111A
+3.3V_Normal
+3.3V_Normal

1K

1K

IR BOARD
Intelligent sensor

100

AMP_SCL
SENSOR_SCL
SENSOL_SDA

(DEMOD_SCL)

AMP_SCL

AMP_SDA

AMP_SDA

IC3400
STA380BW

(DEMOD_SDA_
22
DEMOD_SCL
DEMOD_SDA

2 / 153

TUNER(D.D)

8
9
13

11

10

12

IC102
NAND01GW3B2CN6E
+3.3V_Normal

NC_10
CL
/PF_CE1

OPT
R104
10K

AL
PF_ALE
W
/PF_WE
WP
C

/PF_WP
OS
R102
3.3K

NC_11

OS
R106
1K

NC_12

OPT
Q101
MMBT3904(NXP)

NC_13
NC_14
NC_15

34
33

16
17

32

18

31

19

30

20

29

21

28

22

27

23

26

24

25

NC_22

1K

15

C103
0.1uF
OS

VSS_2

OPT

35

1K

36

14

VDD_2

OPT

13

NC_23

R152

37

OS
C102
10uF

R123

12

S7LR2_DIVX_MS10

PCM_D[0]

W21

PCM_D[1]

AA18

PCM_D[2]

AB22

PCM_D[3]

AE20

PCM_D[4]

AA15

PCM_D[5]
PCM_D[6]

AE21
AB21

PCM_D[7]

Y15

PCM_A[0]

W20

PCM_A[0-14]
NC_24

1K

38

+3.3V_Normal

NC_25

OS
AR102

AUD_MASTER_CLK

PCM_A[2]

I/O2
I/O1

PCM_A[1]

I/O0

AA21
Y19
Y16

PCM_A[9]

AB19

PCM_A[10]

AB20

PCM_A[11]

AA16

PWM0

NC_18

AA20

PCM_A[5]

AB17

PWM1

PCM_A[0]

AB18

PCM_A[4]

PCM_A[7]

56

22

NC_19

W22

PCM_A[8]

AUD_MASTER_CLK_0
OPT
C112
100pF
50V

PCM_A[2]
PCM_A[3]

AUD_SCK
R148

PCM_A[3]

I/O3

V20

LED_R/BUZZ
NC_21
NC_20

PCM_A[1]

PCM_A[6]

1K

NC_9

11

PCM_A[4]

1K

VSS_1
OPT
R105
1K

39

I/O4

PCM_A[12]

AA19

PCM_A[13]

AC21

PCM_A[14]

AA17

/PCM_REG

AA22

NC_16

AD22

/PCM_IORD

+5V_Normal

AD20

AC20
Y18

/PCM_CD

Y21
Y22

NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15

47

46

45

44

43

42

41

40

10

39

11

38

12

37

13

36

14

35

15

34

16

33

17

32

18

31
30

19
20

29

21

28

22

27

23

26

24

25

NC_3
NC_4
NC_5
I/O7
NC_6
R/B
RE
I/O4
CE
NC_7
NC_24
NC_8
NC_23
VCC_1
VCC_2

45

44
43

I/O5

NC_25

46

NC_26

I/O6

47

NC_28
NC_27

48

NC_2

42

41

40

10

39

11

38

12

C108
0.1uF
OPT

37

NC_29

NC_1

NC_28

NC_2

NC_27
NC_26

NC_4

I/O7

NC_5

I/O6
I/O5

RY/BY

I/O4

RE

NC_24

NC_7

NC_23

NC_8

45

44
43

6
7

42

41

VCC_1

VCC_2

46

CE

NC_25

47

NC_6

/CI_CD2

48

NC_3

/CI_CD1

40

10

39

11

38

12

37

VSS_1

13

36

14

35

VSS_2

VSS_1

NC_22

NC_9

13

36

14

35

NC_10

15

34

16

33

ALE
I/O3

17

32

18

31

WE
I/O2
WP
I/O1
NC_11
I/O0
NC_12
NC_19
NC_13
NC_18
NC_14
NC_17
NC_15
NC_16

19

30

20

29

21

28

22

27

23

26

24

25

NC_21

NC_10

NC_20

CLE

15

34

16

33

I/O3

ALE

I/O2

WE

17

32

18

31

I/O1

WP

I/O0

NC_11

NC_19

NC_12

NC_18

NC_13

NC_17

NC_14

NC_16

NC_15

19

30

20

29

21

28

22

27

23

26

24

25

NC_27

I/O7

T8(EU)_Multi
IC101-*6
LGE2111A-T8

AB25

C7
E6

I/O6

F5

I/O5

D5

NC_25

F7

B6
E5
B7
E7
AB5
AB3
A9

NC_24

F4
AB1
N6

NC_23

AB2
AC2

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO51

AB24

B6

AD25

E5

AC24

D5

AE23

B7

AC23

E7

AC22

F7

AD23

AB5

V23
LVB0P

GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N

A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23

LVB3P

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50
LVB0P

GPIO51
GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P
LVB3N

AA25

LVB4P

AA24

LVB4N

LVACKN

Y23

LVBCKP

LVBCKP

W24
T25

GPIO196

GPIO193

T24

GPIO194

T23

GPIO195

NF_WPZ/GPIO198
NF_CEZ/GPIO137

PCMADR[0]/GPIO125

NF_CLE/GPIO136

PCMADR[1]/GPIO124

NF_REZ/GPIO139

PCMADR[2]/GPIO122

NF_WEZ/GPIO140

PCMADR[3]/GPIO121

NF_ALE/GPIO141

PCMADR[4]/GPIO99

NF_RBZ/GPIO142

E7
F7

AD23

AB5
AB3
A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50

E6
F5

AB24

B6

AD25

E5

AC24

D5

AE23

B7

AC23

E7

AC22

F7

AD23

AB5
AB3

V23
LVB0P

GPIO51
GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P

Y24

LVB3N

AA25

LVB4P

AA24

A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50
GPIO51

E4
N25
N24

LVB0P

GPIO52

LVB0N
LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P
LVB3N

AA25

LVB4P

AA24

LVB4N

LVACKN
LVBCKP

W24

LVACKN
LVBCKP

W24

GPIO194

AC23
AD23

22

P23

R137

22

P24

PCMADR[8]/GPIO108
GPIO_PM[0]/GPIO6

PCMADR[10]/GPIO114

PM_UART_TX/GPIO_PM[1]/GPIO7

PCMADR[11]/GPIO112

GPIO_PM[2]/GPIO8

PCMADR[12]/GPIO104

GPIO_PM[3]/GPIO9

PCMADR[13]/GPIO107

GPIO_PM[4]/GPIO10
PM_UART_RX/GPIO_PM[5]/GPIO11
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
GPIO_PM[7]/GPIO13
GPIO_PM[8]/GPIO14

PCMOE_N/GPIO113

GPIO_PM[9]/GPIO15

PCMWE_N/GPIO197

PM_SPI_SCZ2/GPIO_PM[10]/GPIO16

PCMIORD_N/GPIO111

PM_SPI_SDI/GPIO2

PCMCD_N/GPIO130

PM_SPI_SDO/GPIO3

TS0CLK/GPIO87
PCM2_CE_N/GPIO131

TS0VALID/GPIO85

PCM2_IRQA_N/GPIO132
PCM2_WAIT_N/GPIO133

TS0DATA_[0]/GPIO77

PCM2_RESET/GPIO134

TS0DATA_[1]/GPIO78
TS0DATA_[2]/GPIO79

UART1_TX/GPIO43

TS0DATA_[3]/GPIO80

UART1_RX/GPIO44

TS0DATA_[4]/GPIO81

UART2_TX/GPIO65

TS0DATA_[5]/GPIO82

UART2_RX/GPIO64

TS0DATA_[6]/GPIO83

UART3_TX/GPIO47

TS0DATA_[7]/GPIO84

AA23

N23

PWM1

Y24
AA25

PWM2

+3.5V_ST

AA24

P22
R21

LED_B/LG_LOGO

P20

AD24
Y23

F6

W24

GPIO193

T24

GPIO194

T23

NC_17

B6

NC_16

B7

E5
D5
E7
F7

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

S7LR2_DIVX_DTS_AT
IC101-*3
LGE2111A-W1

GPIO51

LVB0P

GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N

E6
F5

AB24

B6

AD25

E5

AC24

D5

AE23

B7

AC23

E7

AC22

F7

AD23

AB5

V23

A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23

AB25

C7

AB23
AC25

AB3

GPIO50

+3.3V_Normal

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50
LVB0P

GPIO51
GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P

Y24

LVB3N

AA25

LVB4P

AA24

LVACKP

E6
F5

AB24

B6

AD25

E5

AC24

D5

AE23

B7

AC23

E7

AC22

F7

AD23

AB5
AB3

V23

A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50
LVB0P

GPIO51
GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P

Y24

LVB3N

AA25

LVB4P

AA24

LED_R/BUZZ

T24

R149
4.7K
11_SUB

T23

S7LR2_DIVX_CN
IC101-*4
LGE2111A-VD

R143
4.7K
11_SUB

LVACKP
LVACKN

Y23

LVBCKP

W24

LVACKP

AD24

LVACKN

Y23

LVBCKP

W24

GPIO193

GPIO193

T24

GPIO194

T23

GPIO195

B6

AD25

E5

AC24

D5

AE23

B7

AC23

E7

AC22

F7

AD23

AB5
AB3

V23

A9

U24

F4

V25

AB1

V24

N6

W25

AB2

W23

AC2

AA23
Y24
AA25
AA24

GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50
GPIO51

TS1CLK/GPIO98
I2C_SCKM2/DDCR_CK/GPIO72

TS1VALID/GPI96

GPIO193

T24

GPIO194

T23

GPIO195

DDCA_CK/UART0_RX

TS1DATA_[1]/GPIO89
TS1DATA_[3]/GPIO91

PWM0/GPIO66

TS1DATA_[4]/GPIO92

PWM1/GPIO67

TS1DATA_[5]/GPIO93

PWM2/GPIO68

TS1DATA_[6]/GPIO94

PWM3/GPIO69

B1

22

33
R146

SPI_SCK

33

/SPI_CS

OPT
R151

SPI_SDI

33

A0

I2C_SCL

CI_TS_CLK
CI_TS_VAL
CI_TS_SYNC

AA10
Y12

CI_TS_DATA[0-7]

Y13

CI_TS_DATA[0]

Y11

CI_TS_DATA[1]

AA12

CI_TS_DATA[2]

from CI SLOT

CI_TS_DATA[3]

AB12
AA14

CI_TS_DATA[4]

AB14

CI_TS_DATA[5]

AA13

CI_TS_DATA[6]

AB11

CI_TS_DATA[7]
FE_TS_CLK
FE_TS_VAL_ERR
FE_TS_SYNC

AD15

FE_TS_DATA[0-7]

AC16

TS1DATA_[7]/GPIO95

SDA

I2C_SDA

KEY1

G5
R101

22

G4

R163 11_SUB
R164 11_SUB

22

J5

22

J4

FE_TS_DATA[1]

AE14

FE_TS_DATA[2]

AC13

FE_TS_DATA[3]

AC14

FE_TS_DATA[4]

AD12

FE_TS_DATA[5]

AD13

FE_TS_DATA[6]

AD14

FE_TS_DATA[7]

SAR0/GPIO31
SAR1/GPIO32
SAR2/GPIO33
SAR3/GPIO34
SAR4/GPIO35

EU_OPT

VSYNC_LIKE/GPIO145

AB23

R24

AC25

L/DIM_SCLK

AB24
AD25

R25

L/DIM_MOSI

AC24
AE23

T21

SENSOR_SCL

AC23
AC22

T22

SENSOR_SDA

AD23

SPI1_CK/GPIO201
SPI1_DI/GPIO202
SPI2_CK/GPIO203

GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

SPI2_DI/GPIO204

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N
LVB3P
LVB3N
LVB4P

U24
V25
V24
W25
W23
AA23
Y24

AD24
Y23
W24

AA25
AA24
AE24

LVACKP
LVACKN
LVBCKP

AD24
Y23
W24

S7LR2_DIVX_MS10
IC101
LGE2111A-T8

LVBCKN

U23
T24
T23

T25
GPIO196
GPIO193
GPIO194

U23
T24
T23

GPIO195

NON_OS_512k_ST

NON_OS_512k_ATMEL

5V_DET_HDMI_2

I2C_SDA

IC104-*3
M24512-RMN6TP

IC104-*4
AT24C512C-SSHD-T

5V_DET_HDMI_4
+3.3V_Normal

VCC

A0

4.7K
R182
URSA5_RESET

VCC

F5
B6
E5

AV_CVBS_DET

D5

WC

A1

SCL

A2

SDA

GND

WP

SCL

SDA

TUNER_RESET

EAN43349004

AMP_SDA
MODEL_OPT_2
DEMOD_RESET

C105
0.1uF

VCC

NVRAM_ST

NVRAM_RENESAS

IC104-*1
M24256-BRMN6TP

R1EX24256BSAS0A

F7
applied on only SMALL PCB

AB5
AB3

MODEL_OPT_0

AMP_SCL
URSA5_RESET

E7

HP_DET
OLP

MODEL_OPT_1
+3.5V_ST

B7

SC1/COMP1_DET

URSA5_RESET
VSS

+3.3V_Normal

E6

DSUB_DET
E0

R171
100
URSA5_RESET
R172
R173 OPT
OPT

A9
F4

AB1

N6
AB2
AC2

AB25
GPIO36

LVA0P

GPIO37

LVA0N

GPIO38

LVA1P

GPIO39

LVA1N

GPIO40

LVA2P

GPIO41

LVA2N

GPIO42

LVA3P

GPIO45

LVA3N

GPIO46

LVA4P

GPIO49

LVA4N

GPIO50

R174
10K
TOUCH_KEY

IC104-*2

LVB0P

GPIO52

LVB0N

I2C_SCKM0/GPIO53

LVB1P

I2C_SDAM0/GPIO54

LVB1N

GPIO73

LVB2P

GPIO74

LVB2N

R178

100

OPT

R179

100

OPT

LVB3N

R177
10K
11_SUB

E0

WP

VCC

A0

WC

A1

VCC

GND

LVB4P

EAN61133501

SCL

R111

SDA

R112
C104
8pF
OPT

C106
8pF
OPT

22
22

E1

I2C_SCL
E2

I2C_SDA

SCL

A2

SCL

LVACKN
LVBCKP

R176
10K
12_SUB

SDA

VSS

RXA1-

AD25

RXA2+

AC24

RXA2-

AE23

RXA3+

AC23

RXA3-

AC22

RXA4+

AD23

RXA4RXB0+

U24

RXB0-

V25

RXB1+

V24

RXB1-

W25

RXB2+

W23

RXB2-

AA23

RXB3+

Y24

RXB3-

AA25

RXB4+

AA24

RXB4RXACK+

AD24

RXACK-

Y23

RXBCK+

W24

RXBCK-

LVBCKN
T25
GPIO196

VSS

RXA1+

AB24

AE24
LVACKP

WP

R175
10K
TACT_KEY

RXA0-

AC25

LVB4N

PM_MODEL_OPT_1
6

RXA0+

AB23

V23

GPIO51

LVB3P

A0h
A2

Internal demod out

FE_TS_DATA[0]

AE15

PM_MODEL_OPT_0
A1

SPI_SDO

for SERIAL FLASH

PWM4/GPIO70

AMP_SCL

EEPROM

IC104
AT24C256C-SSHL-T
NVRAM_ATMEL

HDCP_EEPROM
C107
0.1uF

R129
22
HDCP_EEPROM

B2

AD16
TS1DATA_[0]/GPIO88

5V_DET_HDMI_1

EAN43349003

HDCP_EEPROM

R147

D3 R154

LOCAL DIMMING

PM MODEL OPTION

VSS 4

AMP_MUTE

C7

Addr:10101--

SCL

PM_MODEL_OPT_0

M4

TS1SYNC/GPIO97

DDCA_DA/UART0_TX

AMP_RESET

+3.3V_Normal

PANEL_CTL

C1

R145
2.2K

E2

SIDE_HP_MUTE

M5

V23
LVB0P

T25
GPIO196

U23

GPIO195

E1

A2

M6

LVB4N

LVBCKN
T25

GPIO196

U23

E6
F5

AB24

AE24

LVBCKN

GPIO194

HDCP_EEPROM
22
R128

/FLASH_WP

PWM_PM/GPIO199

AMP_SDA

R127
4.7K
HDCP_EEPROM

L5

H6

SENSOR_SCL

WP

PM_RXD

C2

AB25

C7

AB23
AC25

LVB4N
AE24

AD24

GPIO196

PWM0

AB25

C7

AB23
AC25

LVB4N
AE24

SENSOR_SDA

POWER_ON/OFF_1

L6

U23

GPIO195

I2C_SCL

RL_ON

K4

AC15

PWM2

INV_CTL

J6

R23
E6
F5

LVB4N

A_DIM
C111
2.2uF

PM_TXD

K5

TS0SYNC/GPIO86

PCM2_CD_N/GPIO135

TS1DATA_[2]/GPIO90
PWM0

W23

L/DIM_VS
AB25

C7

NC_18

T25

A1

POWER_DET

K6

PCMWAIT_N/GPIO100

P21

W25

SCART1_MUTE

LVBCKN

IC103

/F_RB

A2
PM_SPI_CZ0/GPIO_PM[12]/GPIO0

PCMIRQA_N/GPIO105

V25
V24

S/T_SCL

LVBCKP

HDCP_EEPROM CAT24WC08W-T
R113
4.7K
A0
VCC

PF_ALE

AD19

GPIO_PM[11]/GPIO17
PM_SPI_SCK/GPIO1

PCMCE_N/GPIO115

U24

I/O2

LVACKN

HDCP EEPROM

AE17

H5

PCMADR[9]/GPIO110

I2C_SDAM2/DDCR_DA/GPIO71

D1

RGB_DDC_SCL

KEY2

NC_19

/PF_WE

T25
GPIO196

U23

GPIO195

S7LR2_DIVX_AT_SPIL
IC101-*2
LGE2111A-TE SPIL

/PF_OE

AD17

PCMADR[7]/GPIO103

D2

S/T_SDA

S7LR2_DIVX_AT_ASE
IC101-*1
LGE2111A-TE

R136

RGB_DDC_SDA

AC22

I/O3

I/O1

/PF_CE1

AC19

PCMADR[6]/GPIO102

UART3_RX/GPIO48

AE23

LVBCKN
T25

GPIO196
GPIO193

T24
T23

A8

MODEL_OPT_7

I2C_SDA

AD25

/PF_CE0

AC18

AC24

AE24
LVACKP

AD24
Y23

LVBCKN

U23

AB24

LVB4N
AE24

LVACKP

AD24
Y23

B8

MODEL_OPT_6

I2C_SCL

/PF_WP

AD18

AR104
22
OS

V23

I2C_SCKM0/GPIO53

Y24

AB23
AC25

AC17

PCMADR[5]/GPIO101

D4

AB25

C7

AB23
AC25

for SYSTEM EEPROM


(IC104)

I/O4

LVB3N

R144
2.2K

B7

AC23
AC22

GPIO195

LVB4P

R161
1K

E5
D5

AE23

LVA0N

T25
GPIO196

U23

GPIO194

LVB3P

R160
1K

B6

AD25
AC24

LVA0P

GPIO37

LVBCKN

NC_21

N6

R140 R141
1K
1K

AB24

GPIO36

AE24
LVACKP

AD24

LVACKN

NC_20

E6
F5

LVB4N
AE24

NC_22

AC2

100

U22

USB2_CTL

W1(KR)_Multi
IC101-*8
LGE2111A-W1 [MULTI]

AB25

C7

AB23
AC25

V23

Y24

LVB3N

VSS_2

E6
F5

VD(CN)_Multi
IC101-*7
LGE2111A-VD

AB25

C7

AB23
AC25

AB3

GPIO50

VCC_2

AB2

R157

PCM_5V_CTL

PM_RXD
TE(US)_Multi
IC101-*5
LGE2111A-TE

I/O8

AB1

PWM_DIM

R20
T20

NC_26

A9

A_DIM

USB1_CTL

PM_TXD

F4

A_DIM
R156
10K

22

OPT

MSTAR (IC101) Multi package (11.11.18~)

AB3

I2C

R122

V21

USB2_OCD

AB5

DIMMING

PCMDATA[7]/GPIO116

Y14

USB1_OCD

ERROR_OUT

GPIO193

CLE
NC_20

NF_CE1Z/GPIO138

PCM_RESET/GPIO129

C109
0.1uF

to delete CI or gate for

LVBCKN

NC_21

22

NC_28

LVACKP

NC_9
NC_22

R120

NC_29

LVB4P

VSS_2

AE18

PCMDATA[6]/GPIO117

U21

OPT

EAN61508001
IC102-*3
TC58NVG0S3ETA0BBBH

EAN61857001
IC102-*2
K9F1G08U0D-SCB0

NC_1

PCMDATA[5]/GPIO118

AD21
/PCM_CE
/PCM_IRQA

PCM_RST

NAND_FLASH_1G_TOSHIBA

NAND_FLASH_1G_SS

NC_29

OS
AR103
22

PCMDATA[4]/GPIO119

PCMIOWR_N/GPIO109

/PCM_WAIT

48

PCMDATA[3]/GPIO120

AB15
/PCM_WE

R132
10K

PCMDATA[2]/GPIO128

PCMREG_N/GPIO123

/PCM_OE

NC_17

R133
10K

NC_1

PCMDATA[1]/GPIO127

Y20

/PCM_IOWR

NAND_FLASH_1G_HYNIX
EAN35669102
IC102-*1
H27U1G8F2BTR-BC

PCMDATA[0]/GPIO126

PCMADR[14]/GPIO106
R153

+3.3V_Normal

40

10

PCM_A[5]

R124

VDD_1

PCM_A[6]

I/O5

OS

NC_8

41

I/O6

PCM_D[0-7]

Boot from 8051 with SPI flash


Secure B51 without scramble
Secure B51 with scramble
Boot from MIPS with SPI flash
Boot from MIPS with SPI flash
Boot from MIPS with SPI flash
Secure MIPS without scramble
Scerur MIPS with SCRAMBLE

NON_OS

OS
C101
0.1uF

42

4b0000
4b0001
4b0010
4b0100
4b0101
4b0110
4b1001
4b1010

1K

NC_7
OPT
R108
1K

43

:
:
:
:
:
:
:
:

OPT

/PF_CE0

B51_no_EJ
SB51_WOS
SB51_WS
MIPS_SPE_NO_EJ
MIPS_SPI_EJ_1
MIPS_SPI_EJ_2
MIPS_WOS
MIPS_WS

PCM_A[7]

R165

44

I/O7

R117

/PF_OE

NC_26

1K

45

1K

RB

46

<CHIP Config>
(I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)

R118

NC_6

/F_RB

IC101
LGE2111A-T8
PCM_A[0-7]

OS
22
AR101

NC_27

R121

NC_5

1b0
1b1

NC_28

1K

NC_4
OS
R109
3.9K

OS
R107
1K

48
NAND_FLASH_1G_NUMONYX
EAN60762401
47
2

OPT

NC_3

R115

NC_2

<CHIP Config(LED_R/BUZZ)>
Boot from SPI CS1N(EXT_FLASH)
Boot from SPI_CS0N(INT_FLASH)

+3.3V_Normal
NC_29

1K

NC_1

R116

NAND FLASH MEMORY

SDA

GPIO193
GPIO194

MODEL_OPT_3

U23

MODEL_OPT_4

T24

MODEL_OPT_5

T23

S2_RESET

GPIO195

EAN61548301

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

EAN62389501

GP4L_S7LR2
FLASH/EEPROM/GPIO

2011.12.01
1

MODEL OPTION
PIN NAME

OPC&SCANNING_CTRL

HD

MODEL_OPT_1

F4

PHM_OFF

PHM_ON

VDDC 1.05V

NON_120HZ

120HZ

A8

READY

READY

0.1uF

0.1uF

0.1uF

0.1uF

0.1uF

0.1uF

1uF

0.1uF
OPT

OPT

C4024

B8

OPT

C4019

MODEL_OPT_6
MODEL_OPT_7

OPT

C4013

DVB_S

OPT

C4011

OLED

NON_DVB_S

OPT

C4006

NON_OLED

T24

OPT

C299

U23

C292

MODEL_OPT_4
MODEL_OPT_5

OPT

0.1uF

3D

NON_3D

C280

NON_DVB_T2 DVB_T2

C283

AB2
T25

10uF

MODEL_OPT_2
MODEL_OPT_3
MODEL_OPT_1
MODEL_OPT_2

+1.10V_VDDC
VDDC : 2026mA

1uF

HD

FHD

C276

1K

1K
PHM_ON

R211

R226

1K
3D
R208

R206

DVB_T2

1K

1K
OLED

DVB_S

R4027

MODEL_OPT_0

R203 RF_SW_OPT 100


OPT 100
R204

RF_SWITCH_CTL

+1.10V_VDDC

AB3

C277

LNA2_CTL

OPT 100
R201
R202 BOOSTER_OPT100

HIGH

LOW

MODEL_OPT_0

10uF

IF_AGC_SEL

1K
120HZ

R290

R291

OS(not use) / NonOS_Non_ErrorOut

R4028

1K

1K

MODEL OPTION

PIN NO.

10uF

+3.3V_Normal

C275

+2.5V_Normal

C228

+3.3V_Normal

MODEL_OPT_3

R4031 OPT
R4032 OPT
R4040 OPT

100

MODEL_OPT_5

100

MODEL_OPT_6

R4039

100

MODEL_OPT_7

100

MODEL_OPT_4

HALF_NIM/ASIA

HALF_NIM/ASIA

C4068-*1
68pF

IC101
LGE2111A-T8

C4069-*1
68pF
+1.10V_VDDC

S7LR2_DIVX_MS10

DTV_IF

Normal Power 3.3V

IF_P_MSTAR

L204
BLM18PG121SN1D

CK+_HDMI1

J3

CK-_HDMI1

K3

D0+_HDMI1

J1

D0-_HDMI1
D1+_HDMI1

K2
K1

D1-_HDMI1

L2

D2+_HDMI1

L3

D2-_HDMI1

T5

DDC_SDA_1

T4

DDC_SCL_1

V5

HPD1

C264
1000pF
OPT

AC4
RXACKP

VIFP

RXACKN

VIFM

RXA0P

ANALOG SIF
Close to MSTAR

AD3

IP

RXA1P

IM

RXA1N
SIFP

RXA2N

SIFM

0.1uF

0.1uF

0.1uF

0.1uF

C232

OPT

C267

C265

0.1uF

0.1uF

0.1uF

0.1uF

C4031

M13
OPT

N12
P14
R10
R14

FB_CORE

R15
T10

L208
BLM18PG121SN1D

L227
BLM18PG121SN1D
HALF_NIM/EU_NON_T2

DDCDA_CK/GPIO23

C240
0.1uF

AD2

GND_33
GND_34

VDDC_2

GND_35

VDDC_3

GND_36

VDDC_4

GND_37

VDDC_5

GND_38

VDDC_6

GND_39

VDDC_7

GND_40

VDDC_8

GND_41

VDDC_9

GND_42

VDDC_10

GND_43

VDDC_11

GND_44

VDDC_12

GND_45

VDDC_13

GND_46

VDDC_14

GND_47
GND_49

P10

C241
0.1uF

P19

FB_CORE

HALF_NIM/EU_NON_T2
R4019
10K
HALF_NIM/EU_NON_T2
R4004
0

HOTPLUGA/GPIO19

GND_32

VDDC_1

GND_48

AC5

DDCDA_DA/GPIO24

R16
L11
M14

MIUVDDC

AVDD1P0

GND_50

FB_CORE

GND_51

AVDDL_MOD

GND_52

AVDD10_LAN

GND_53

DVDD_DDR

GND_54

IF_AGC_MAIN

AE2

RF_AGC

AE6

GND_55

C4065
0.047uF
25V
HALF_NIM/EU_NON_T2

OPT
R4001
0

TUNER_I2C
I2C_SCKM1/GPIO75

M12

OPT OPT

+3.3V_Normal

AE3

HALF_NIM/EU_NON_T2
C4064
0.1uF

IF_AGC

L10

AVDD_AU33

AD4

RXA2P

K11

P15

AC3

RXA0N

OPT

C4025

47

OPT

C4020

0.1uF R4003

10uF

C251

TU_SIF

C284

47

0.1uF

J2

0.1uF R4002

C4044

S7LR2_DIVX_MS10

C250

C4043

IC101
LGE2111A-T8

0.1uF

HALF_NIM/EU_NON_T2
C4069
100pF

K10

C4014

IF_N_MSTAR

C4012

0.1uF

HALF_NIM/EU_NON_T2 HALF_NIM/EU_NON_T2

0.1uF

C258

100

H9

C4007

R289

G10
AVDDLV_USB

G9

OPT

OPT

K12

VDD33

+3.3V_Normal

HALF_NIM/EU_NON_T2
C4068
100pF

C4067

C4001 10uF

0.1uF

10uF

C257

100

C293

FHD

1K

1K

PHM_OFF

R212

Close to MSTAR
R288

HALF_NIM/EU_NON_T2 HALF_NIM/EU_NON_T2

R227

NON_DVB_T2

1K

1K
NON_3D

R209

R207

NON_OLED

1K

NON_DVB_S

R4029

1K

1K
R294

R293

R4030

1K
OS(use) / NonOS_ErrorOut

NON_120HZ

OPT

AVDD2P5

W10
W11

TU_SCL

AD6

W12

TU_SDA

I2C_SDAM1/GPIO76

GND_56

W9
AVDD2P5_ADC_1

GND_57

AVDD2P5_ADC_2

GND_58

AVDD2P5_ADC_3

GND_59

AVDD25_REF

GND_60

Close to MSTAR

GND_61

Y17
C261

AD1

AE9
CK+_HDMI4

AC9

CK-_HDMI4

AC10

D0+_HDMI4

AD9

D0-_HDMI4
D1+_HDMI4

AC11
AD10

D1-_HDMI4

AE11

D2+_HDMI4

AD11

D2-_HDMI4

AE8

DDC_SDA_4

AD8

DDC_SCL_4

AC8

HPD4

D7
RXCCKP

SPDIF_IN/GPIO152

RXCCKN

SPDIF_OUT/GPIO153

F3

CK-_HDMI2

G3

D0+_HDMI2

F1

D0-_HDMI2
D1+_HDMI2

G2
G1

D1-_HDMI2

H2

D2+_HDMI2

H3

D2-_HDMI2

R6

DDC_SDA_2

U6

DDC_SCL_2

P5

HPD2

R4

CEC_REMOTE_S7

RXC0N
USB0_DM

RXC1N

USB0_DP
USB1_DM

DDCDC_DA/GPIO28

USB1_DP

RGB_PC
DSUB_G+

R230

33

RGB_PC

R231

68

R232
R233

33
68

2.4K

10K
RGB_PC
R4023

R4026

RGB_PC

RGB_PC

SCART1_RGB/COMP1

68

RGB_PC
RGB_PC

DSUB_B+

R229

R3
C204

0.047uF

N2

C205

0.047uF

P3

C206

0.047uF

N3

C207

0.047uF

N1

C208

0.047uF

M3

C209

0.047uF

M2

C210

1000pF

M1

AMP_SCL

I2S_IN_SD/GPIO151

RXDCKN

I2S_IN_WS/GPIO149

RXD0P
RXD1P

I2S_OUT_MCK/GPIO154

RXD1N

I2S_OUT_SD/GPIO157

M7

AVDD2P5:172mA

P7

22

DVB_S

D8

R214

22

DVB_S

D9

OPT
OPT
C271
C270
0.1uF
0.1uF

C269
10uF

DEMOD_SCL

C273
0.1uF

C274
0.1uF

C4045

AVDD_AU33

COMP2_DET

B9

AVDD25_PGA:13mA
VDD33

L229
BLM18PG121SN1D

AUD_LRCH

DDCDD_CK/GPIO29

C10

W19

VDD33

HOTPLUGD/GPIO22

AUR0
HSYNC0

AUL1

VSYNC0

AUR1

RIN0P

AUL2

RIN0M

AUR2

GIN0P

AUL3

GIN0M

AUR3

BIN0P

AUL4

BIN0M

C236

AB9
AA11

2.2uF COMP2

AVDD_MIU

SC1/COMP1_R_IN

AA9

COMP2

R253

33

R254

68

COMP2

R255

33

COMP2

R256

COMP2

R257

68
33

COMP2

R258

68

SC1_SOG_IN
R236

NON_EU

COMP2
COMP2
COMP2
COMP2
COMP2
COMP2
COMP2

COMP2

C211
C212

0.047uF

U3

0.047uF

U2

C213

0.047uF

T1

C214

T2

C215

0.047uF
0.047uF

C216

0.047uF

R1

C217

1000pF

T3

AB8
Y8

C242

2.2uF

Y10

C243

2.2uF

C244

2.2uF

PC_AUDIO

C245

2.2uF

PC_AUDIO

C4027
0.1uF

R2

COMP2_L_IN

L17

L223

COMP2_R_IN

M17

AVSS_PGA

PC_L_IN

BLM18SG121TN1D

L16

PC_R_IN

W6

VSYNC1

AUOUTL0

RIN1P

AUOUTL2

RIN1M

AUOUTL3

GIN1P

AUOUTR0

GIN1M

AUOUTR2

BIN1P

V6
V4
Y7

TP207

B17

TP208

C23

DDR3 1.5V

W5

A5

SCART1_Rout

U5

C11

TP209

C19

BIN1M

C22
D14
D18

AVDD_MIU

D19

W3

C224

1000pF

W1

BIN2M

AUVRP

CVBS In/OUT
R245
R246

COMP2_Y+/AV_CVBS_IN

33
33

C225
C226

AA6

C227

Y4

0.047uF

W4
AA5
Y5

R249

AV_CVBS_IN2

33

OPT

C230

0.047uF AA4

OPT

Y6
AA1

DTV/MNT_VOUT
R252

68

C233

0.047uF

CVBS1

L205

5.6uH

ET_RXD[0]/RP/GPIO60

CVBS3

ET_TXD[0]/TP/GPIO57

CVBS4
CVBS5
CVBSOUT0

OPT

F18
F19

HP_LOUT

HEAD_PHONE

EPHY_RP
EPHY_TP

C268
4.7uF
10V
HEAD_PHONE

G8

AVDD_DDR1:55mA

HP_ROUT

C5

H8

C272
4.7uF
10V
HEAD_PHONE

N22
N21
N20
M22
M21

ET_RXD[1]/RN/GPIO63

EPHY_RN

C4

M20

SOC_RESET

ET_TXD[1]/LED1/GPIO56

F10

B5
ET_TX_EN/GPIO58
ET_MDC/GPIO61
ET_MDIO/GPIO62

EPHY_TN

C3
R264
49.9

A3

R265
49.9

R262
49.9

R263
49.9

B3
B4

C294
0.1uF

ET_COL/LED0/GPIO55

ARC0
HWRESET

T6
N5

R210

33

HDMI1_ARC

C231

0.047uF

HDMI1_ARC

+3.5V_ST

IR
HDMI_ARC
SOC_RESET

W16
V8
T18

C295
0.1uF

N4
IRIN/GPIO4

V15

SWICH
SW200
JTP-1127WEM

*H/W opt :
ETHERNET

AV_CVBS_IN2

C200
4.7uF
10V

STby 3.5V

SWICH
R205
100

GND_82
VDDP_1

GND_83

VDDP_2

GND_84
GND_85

AVDD_LPLL_1

GND_86

AVDD_LPLL_2

GND_87
GND_88
GND_89
GND_91

AVDD_DDR0_D_1

GND_92

AVDD_DDR0_D_2

GND_93

AVDD_DDR0_D_3

GND_94

AVDD_DDR0_C

GND_95
GND_96

AVDD_DDR1_D_1

GND_97

AVDD_DDR1_D_2

GND_98

AVDD_DDR1_D_3

GND_99
GND_100
GND_102
GND_103

SOC_RESET
D200
BAW56 GEANDE
C201
0.1uF

GND_105

+3.5V_ST

GND_106

GND_2

GND_107

GND_3

GND_108

GND_4

GND_109

GND_5

GND_110

GND_6

GND_111

GND_7

GND_112

GND_8

GND_113

GND_9

GND_114

GND_10

GND_115

GND_11

GND_116

GND_12

GND_117

GND_13

GND_118

GND_14

GND_119

GND_15

GND_120

GND_16

GND_121

GND_17

GND_122

GND_18

GND_123

GND_19

GND_124

GND_20

GND_125

GND_21

GND_126

GND_22

GND_127

GND_23

GND_128

GND_24

GND_129

GND_25

GND_130

GND_26

GND_131

GND_27

GND_132

GND_28

GND_133

GND_29

GND_134

GND_30

GND_135

GND_31

GND_136

G13
G14
G17
G18
G19
G24
H11
H12
H13
H14
H15
H16
H17
H18
H19
J9
J10
J11
J12
J13
J14
J15
J16
J18
J19
J25
K9
K13
K14
H10
K18
K19
K22
L8
L9
J8
L12
L13
L18
L19
M8
K8
M10
M11
L14
M15
M16
M18
M25
N10
N11
N13
N14
N15
N16
N17
N19
K7
P8
P9
M9
P11
P13
P16
P17
P18
P12
R8
R9
R11
R12
R13
R17
T8
T9
N7
T11
T12
T13
T14
T15
T16
T17
U8
U9
U10
U11
U12
U13
U14
U15
U16
U17
R18
V9
V10
V11
V12
V14
V17
T7
E8

MIUVDDC

AVDD_NODIE
L206
BLM18PG121SN1D
C286
0.1uF

GND_1

G12

+1.10V_VDDC

AVDD_NODIE:7.362mA
R217
10

R200
62K

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

F17

A6

ET_TX_CLK/TN/GPIO59
VCOM

F8

H/P OUT

HEAD_PHONE

C6

CVBS2

AB4

Close to MSTAR

AB6

5.6uH

CVBS0

CVBSOUT1
C203
1000pF
OPT

L203

EARPHONE_OUTR

0.047uF AA8
0.047uF

AC6

E22

1uF

AUVAG

C4042

0.047uF

AE5

BIN2P

C263
10uF

0.1uF

C223

GIN2M

C256
0.1uF

C4009

V1

C253
1uF

C249
4.7uF

0.1uF

Y3

C4038

0.047uF
0.047uF

E19
0.1uF

C221
C222

AD5
AUVRM

C4036

68
33

GIN2P

0.1uF OPT

W2

E18

C281

0.047uF

RIN2M

C290

C220

L202
BLM18SG121TN1D

RIN2P

E17

10uF OPT

33

L209
BLM18PG121SN1D

10uF

0.047uF AA3

Y2

HSYNC2

EARPHONE_OUTL

SC1_CVBS_IN

GND_81

A23

SCART1_Lout

C278

C219

33

AVDD_EAR33

GND_104

0.1uF

68

R244

GND_80

AUDIO OUT

AUOUTR3

SOGIN2

TU_CVBS

AVDD_AU33

GND_EFUSE
HSYNC1

C4046

R238

68

GND_79

AUDIO IN

0.047uF

R242

GND_78

GND_101

C218

R241

COMP2_Pb+

GND_77

AVDD_DDR1_C

+1.5V_DDR

33

R240

GND_76

Close to IC with width trace

SOGIN1

R237
R239

AVDD_DMPLL

K17

AA2

COMP2_Y+/AV_CVBS_IN

GND_75

J17

L15

AVDD_DDR0:55mA

COMP2
COMP2_Pr+

AVDD3P3_MPLL

VDDP_NAND

K16

AA7

AUR4

GND_74

V19

K15

L219
BLM18PG121SN1D

AD7

GND_73

AVDD_DVI_USB_2

AVDD25_PGA

SC1/COMP1_L_IN

Y9

AC7

AVDD_DVI_USB_1

GND_90

2.2uF COMP2

C237

GND_72

W18

C4070
0.1uF
16V

AUD_LRCK

I2S_OUT_WS/GPIO155

GND_71

R19
T19

I2S_I/F

RXD2N

GND_70

V7

AVDD2P5_MOD
AUD_SCK
AUD_MASTER_CLK_0

GND_69

M19

W7

C9

GND_68

AVSS_PGA

DVDD_NODIE

DEMOD_SDA

RXD2P
DDCDD_DA/GPIO30

1uF

V2

SC1_FB

SC1_B+/COMP1_Pb+

R213

AVDD25_PGA

E9
V3

SC1_G+/COMP1_Y+

C8

GND_67

L7

R7

B10
I2S_OUT_BCK/GPIO156

GND_65

AVDD_NODIE

SIDE_USB1_DP

SOGIN0

SC1_ID
SC1_R+/COMP1_Pr+

AE12

AMP_SDA

I2S_IN_BCK/GPIO150

AVDD_MOD_2

AVDD2P5

L211
BLM18PG121SN1D

SIDE_USB1_DM

HOTPLUGC/GPIO21

RXD0N

+2.5V_Normal

SIDE_USB2_DP

DDCDC_CK/GPIO27

RXDCKP

GND_64

U7

AVDD_NODIE

SIDE_USB2_DM

E2

W15

AVSS_PGA

Normal 2.5V

SIDE USB

AC12

RXC2N

AVDD_MOD_1

W14

AVDD25_PGA

SPDIF_OUT
100

DSUB

DSUB_R+

510
33

RGB_PC
RGB_PC
RGB_PC
RGB_PC
RGB_PC
RGB_PC
RGB_PC

RGB_PC R4025
RGB_PC R228

DSUB_VSYNC

CI_DET

VDD33

RXC2P

P2

510

R296

GND_63

GND_66

E3

RXC1P

AUL0
RGB_PC R4024

U19

22pF

SPDIF_OPTIC

CEC/GPIO5

DSUB_HSYNC

C262

GND_62

V18

AVDD2P5_MOD

D6

RXC0P

F2
CK+_HDMI2

OPT R297

AVDD25_LAN

22pF

HDMI

HOTPLUGB/GPIO20

X201
24MHz

1M

XOUT

R5
PM_MODEL_OPT_1

AC1

R287

XIN

G11

L228
BLM18PG121SN1D

C4071
10uF

C4062
0.1uF

C252
0.1uF

GP4L_S7LR2
POWER,IN/OUT,H/W OPT

2011.07.12
2

ST_3.5V--> 3.375V --> 3.46V


+12V/+15V

20V-->3.51V --> 3.76V (3.59V)

PANEL_POWER
L412
120
CIS21J121

OPT
R610
33K

L404
CIS21J121

GND

24V

GND
GND

GND

10

3.5V

11

12

3.5V

GND

13

14

GND

GND

15

16

GND/V-sync

12V

17

18

INV ON

12V

19

20

A.DIM

12V

21

22

P.DIM1

GND/P.DIM2

23

24

Err OUT

1:AK10

OPT
R435
22K

OPT
Q406
MMBT3904(NXP)

R489
10K

NON_CI_CAP
C455
0.1uF
25V

Q407
MMBT3904(NXP)

OPT
R429
47K B

PANEL_CTL

POWER_+24V

R430
10K

C418
0.1uF
50V

R407
2.2K

R405
2.2K

POWER_+24V

PANEL_DISCHARGE_RES_2.2K
PANEL_DISCHARGE_RES_2.2K

PD_+12V
C412
0.1uF
16V

PD_+3.5V
5%

R450
0
R450-*1
100

PD_KR_42_LIPS
1%

1/16W
1%
PD_+12V

POWER_DET
IC408-*1
APX803D29

C474
0.1uF

GND

RESET

VCC

1
PD_+12V
R404
100K

GND
PWR_DET_ON_DIODES
IC409-*1

PD_+12V_PWR_DET_ON_SEMI
IC409
NCP803SN293
VCC

R402
100

RESET

APX803D29
PD_+12V
R480
100

RESET

RESET

VCC

GND

GND

PD_+12V_PWR_DET_DIODES

Power_DET

+3.3V_Normal
+3.5V_ST
R419
1K

25
SLIM_32~52
P401
SMAW200-H24S2

OPT
R412
0

R415
100

OPT
R476
0

INV_CTL

Q403
AO3407A

+3.5V_ST
E

780 mA

+3.3V_Normal

R421
10K

PWM1

OPT
Q405
MMBT3904(NXP) R427
10K

IC407
AP7173-SPG-13 HF(DIODES)

L420

IN

PWM_DIM

PG

R611
0

OPT
C416
0.1uF
16V

R606
3.9K
PWM_PULL-DOWN_3.9K

VCC

+3.3V_Normal
R606-*1
1K
PWM_PULL-DOWN_1K

R433
10K

OPT
ERROR_OUT
R420
100

EN

R438
22K

1/16W
1%
C472
22uF
10V

R2
R456
4.7K
1/16W
1%

C467
560pF
50V

GND

C423
4.7uF
16V

C425
0.1uF
16V

OPT
R446
10K

OPT
C445
0.1uF
16V

C437
22uF
16V

4.3K

SS

1.5A6

G
R434
10K

R1 R457

FB

NON_CI_CAP
C475
0.1uF
16V

C461
10uF
10V

+3.3V_Normal

NON_CI_CAP
C435
0.1uF
16V

OUT

A_DIM

THERMAL

NON_PSU_T120_LGD

L403
BLM18SG700TN1D

+1.5V_DDR

[EP]

BLM18PG121SN1D

ERROR_OUT is used for


lamp(CCFL/EEFL) models.
In other words,
LED models need not use.

+3.3V_Normal

Max 1000mA

+3.5V_ST

C
OPT
R418
6.8K

OPT
R475
0

+1.5V_DDR

R426
10K

100

L402-*1
MLB-201209-0120P-N2

R408
FOR 200HZ PWM_DIM2

OPT
C407
0.1uF
16V

C404
0.1uF
16V

+24V

OPT
C451
0.1uF
25V

R440
5.6K

L407
CIS21J121

3.5V

+12V/+15V
L402
CIS21J121

24V

3.5V
OPT
C408
0.1uF
16V

C406
0.1uF
16V

OPT
R431
22K

PWR ON 1
24V
3

L404-*1
MLB-201209-0120P-N2

PANEL_VCC

+24V
L407-*1
MLB-201209-0120P-N2

PD_KR_42_LIPS

E
R462
10K
+3.5V_ST

NORMAL_32
P404
FM20020-24

NORMAL_EXPEPT_32
P403
FW20020-24S

C411
0.1uF
16V

1%

Q401
MMBT3904(NXP)

R405-*1
R407-*1
3K
3K
PANEL_DISCHARGE_RES_3K
PANEL_DISCHARGE_RES_3K

R482
8.2K

R406
4.7K

C
B

PWR_DET_ON_SEMI
IC408
NCP803SN293

1%

OPT
R401
10K

OPT
R463
10K

VCC

R403
1.5K

R461
10K
RL_ON

C443
10uF
25V

R439
33K

R407-*2
4.7K

1/16W
1%

Q402

+3.5V_ST
R488
100K

PANEL_DISCHARGE_RES_4.7K
PANEL_DISCHARGE_RES_4.7K

Q409
AO3407A

MMBT3906(NXP)

R448
2.7K

R405-*2
4.7K
New item

R447
1.2K

OPT
C442
10uF
25V

C438
0.1uF
25V

+3.5V_ST

0.01uF
C436
0.01uF
50V

PD_+12V
1%

18.5V-->3.5V --> 3.75V (3.59V)

0.015uF
C409
0.015uF
50V

+3.5V_ST

+3.5V_ST

12V -->3.58V --> 3.82V (3.68V)

R447-*1
5.1K

FROM LIPS & POWER B/D

+3.5V_ST -> 3.375V

+12V/+15V

24V-->3.78V --> 3.92V (3.79V)

R445
C476
0.1uF
16V

100

R443
10K

POWER_ON/OFF_1

C
Q400
MMBT3904(NXP)

OPT
R490
10K

R486
4.7K
ERROR_OUT

Vout=0.8*(1+R1/R2)=1.5319

FOR LPB Download


[To LED DRIVER]

+2.5V/+1.8V

+3.3V_Normal

+3.3V_Normal
IC402

FOR LPB MODEL


P407
12507WR-08L

+2.5V_Normal

TJ3940S-2.5V-3L
VIN

Vd=550mV
1

NON_CI_CAP
C432
0.1uF
16V

VOUT

300 mA

R473
1

GND

OPT
R615
10K
OPT
R616
10K

C440
0.1uF
16V

C403
10uF
10V

FOR LPB MODEL_L/DIM


R612
33

LOCAL DIMMING
L/DIM_SCLK

FOR LPB MODEL_L/DIM


R613
33
L/DIM_MOSI

FOR LPB MODEL


R183
33

I2C_SCL

8
9

I2C_SDA
FOR LPB MODEL_L/DIM
R614
33

FOR LPB MODEL


R184
33

L/DIM_VS
FOR LPB MODEL_L/DIM
R617
4.7K

S7LR core 1.2V volt


C447

+3.3V_Normal

+3.5V_ST

OPT
C4072
100pF

FB

3A

PWRGD

BOOT
13

EN
15

14

VIN_3
2

11

PH_2

NR8040T3R6N

PH_1

C453
22uF
10V

10
IC403
TPS54319TRE
9

COMP

COMP

R2

C494
2200pF
50V

Vout=0.8*(1+R1/R2)
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

R1

R432
1/16W 330K 5%
R436
15K

C448
3300pF
50V

3A

OPT
R180
10K

OPT
R181
1K

C488
3300pF

C493
0.01uF
50V

EN

C444
0.1uF
16V

C456
22uF
10V

OLP

R608
12K
R423
12K
1%

+3.3V_Normal

SS/TR

GND_2

GND_1

VIN_2

PH_3

$ 0.165

27K
R442

1%

NON_CI_CAP
C431
0.1uF
16V

L415
3.6uH

12

56K
R441

1%

C430
10uF
10V

THERMAL
17

1%
1/16W

R609
11K

SS

OPT
C492
22uF
16V

RT/CLK

R416
56K

AGND

C420
22uF
16V

NC

OPT
C4074
0.1uF
16V

VIN_1

VSENSE

R1

VIN

OPT
C4073
0.1uF
16V

1
THERMAL

PGND

L406
3.6uH

[EP]LX

L413

AGND

IC401
AOZ1051PI

+5V_Normal

L425
BLM18PG121SN1D

+5V_USB

EP[GND]

C4075
10uF
25V

+1.10V_VDDC

C441
0.1uF
16V

1%
1/16W

2000 mA

R410
10K

16

+5V_USB
L401

C405
10uF
25V
OPT

0.33uF
16V

R428
10K

+12V/+15V

C439
50V
100pF

Not used :
only for small(ready)

R2

Vout=0.827*(1+R1/R2)=1.225V

GP4L_S7LR2
POWER_LARGE

2011/11.22
4

IR/LED and control for normal models.

+3.5V_ST

R2404
10K
1%

R2405
10K
1%

R2411
100

R2401
100

OPT
C2408
18pF
50V

KEY1
OPT
C2401
D2402
0.1uF
5.6V
AMOTECH CO., LTD.

L2402
BLM18PG121SN1D

R2402
100
KEY2

+3.5V_ST

IR_OUT_EU

R2429
3.3K

+3.5V_ST

C2403
0.1uF
16V

C2404
1000pF
50V

IR_OUT
R2431
47K

E
C
IR_OUT
Q2405
MMBT3904(NXP)

JP2408

OPT
R2413
1.5K
LED_B/LG_LOGO

12_SUB
R2432
1.5K

R2430
10K

JP2407

IR_OUT
IR_OUT_EU

IR_OUT_EU
Q2406
MMBT3904(NXP)

L2403
BLM18PG121SN1D

+3.5V_ST

R2425
1K

P2403
12507WR-12L

2
OPT
D2404
5.48VTO5.76V

R2426
3.3K

LED_R/BUZZ

7
OPT
C2410
0.1uF
16V

JP2409

JP2410

B
E

C2407
100pF
50V

+3.3V_Normal
11_SUB
L2404
BLM18PG121SN1D

OPT
D2405
5.48VTO5.76V

11_SUB
C2405
0.1uF
16V

10

10

10

11

11

12

12

11
JP2411

IR_OUT_US
R2409
0

OPT

P2402
12507WR-15L

OPT
C2409
18pF
50V

11_SUB

P2401

SENSOR_SDA

+3.5V_ST

IR_OUT

OPT
D2403
5.48VTO5.76V

R2412
100

OPT
C2402
D2401
0.1uF
5.6V
AMOTECH CO., LTD.

IR_OUT
R2410
22

12_SUB
12507WR-10L

SENSOR_SCL

L2401
BLM18PG121SN1D

11_SUB
C2406
1000pF
50V

IR

OPT
R2414
1.5K
LED_R/BUZZ
OPT
R2416
10K

13

13

14

15
16

S/T_SCL
OPT
C906
18pF
50V

OPT
D902
ADUC 5S 02 0R5L
5.5V

OPT
C907
18pF
50V

OPT
D903
ADUC 5S 02 0R5L
5.5V

S/T_SDA

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

GP4L_S7LR2
IR/CONTROL

2011/11/16
6

USB (SIDE)

USB1_DIODES

USB2_DIODES

USB_2

EAN61849601

EAN61849601
L1450-*1
MLB-201209-0120P-N2

IC1450
AP2191DSG

L1451-*1
MLB-201209-0120P-N2

120-ohm
USB_2_BEAD_MAG

120-ohm
NC
L1451
CIS21J121
OPT
R1458
2K
1/8W
5%

OPT
R1459
2K
1/8W
5%

OUT_2

OUT_1
C1451
22uF
16V

FLG

1
$0.077

GND

+5V_USB

L1450
CIS21J121
USB_2_BEAD_SS

IN_1
C1452
10uF
10V

IN_2

EN

IC1451
AP2191DSG

OPT
R1450
2K
1/8W
5%

C1453
0.1uF

OPT
R1452
2K
1/8W
5%

OUT_2

OUT_1

1
$0.077

+5V_USB

GND

IN_1
USB_2
C1454
10uF
10V

IN_2

C1450
22uF
16V
USB_2

+3.3V_Normal

NC

FLG

EN

USB_2
C1455
0.1uF
+3.3V_Normal

OPT
R1457
4.7K

R1455
4.7K
OPT
USB1_CTL

USB2_CTL
USB_2
R1456
10K

R1454
10K

USB2_OCD

1
2

SIDE_USB2_DM

3AU04S-305-ZC-(LG)

47

USB_2

SIDE_USB2_DP

4
5

1
2
3
4

3AU04S-345-ZC-H-LG

1
2
3

3AU04S-305-ZC-(LG)

4
5

1
2
3
4
5

D1451

JK1451
USB_2_NORMAL

USB DOWN STREAM

SIDE_USB1_DP

JK1451-*1
USB_2_32LS3500

USB DOWN STREAM

USB DOWN STREAM

USB DOWN STREAM

3AU04S-345-ZC-H-LG

USB1_OCD

SIDE_USB1_DM

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

R1453

47

JK1450
USB_1_NORMAL

R1451
JK1450-*1
USB_1_32LS3500

D1450

RCLAMP0502BA

RCLAMP0502BA

OPT

OPT

GP4_S7LR2
USB_OCP_DIODE

10/08/13
7

HDMI
5V_HDMI_1

5V_HDMI_1

+5V_Normal

+5V_Normal

5V_HDMI_2

C
R896

A1

A2

A1

R830

R884

R888

2.7K

2.7K

DDC_SDA_1

16

R885

R889

2.7K

2.7K

DDC_SDA_1

DDC_SDA_2

DDC_SCL_1

DDC_SCL_2

R887

R891

2.7K

2.7K

HDMI_SIDE

HPD1
10K

HDMI_SIDE

Q802
MMBT3904(NXP)

C802
0.1uF
16V

HDMI_2

R802

1.8K

3.3K

R804

HDMI_2

NON_CI_CAP

1K

17

MMBD6100
D824

20

18

MMBD6100
D822

HDMI_SIDE

MMBD6100
D821

A2

HDMI_2

10K
SHIELD

A1

R806

19

+5V_Normal

5V_HDMI_4

5V_DET_HDMI_1
A2

HDMI_1

DDC_SDA_4

DDC_SCL_1
15

DDC_SCL_4

14
HDMI_1_Normal

EAG59023302

HDMI_CEC
13
CK-_HDMI1
12
11
10
9
8
7
6
5
4
3
2
1

CK+

CK+_HDMI1

D0-

D0-_HDMI1

D0_GND
D0+

D0+_HDMI1

D1-

D1-_HDMI1

D1_GND
D1+

D1+_HDMI1

D2-

D2-_HDMI1

D2_GND
D2+

D2+_HDMI1
OPT
D802

For CEC

JK802

R855
100
HDMI_CEC

CEC_REMOTE_S7

For BDP In-Packing Model


- EMI Gasket Touch Jack

HDMI_2

5V_HDMI_2

SIDE_HDMI5V_HDMI_4

HDMI_2

5V_DET_HDMI_2

5V_DET_HDMI_4

R807

R808

10K

10K
BODY_SHIELD
HDMI_2

20
19

17

C
B

20

R828
10K

DDC_SDA_2

16

R805

HDMI_ARC

5
4
3
2
1

CK+

CK+_HDMI2

D0-

D0-_HDMI2

EAG62611201

CK-_HDMI2

19
HPD4
18

10K
E

17
16
DDC_SDA_4
15

15

14

14

13

HDMI_CEC

HDMI_SIDE

EAG59023302

HDMI_2_Normal

HDMI1_ARC

12

HDMI_SIDE
R862

13

16V

11
10
9
8

D1-

D0+_HDMI2

D1-_HDMI2

D1_GND

D1+
D2-

D1+_HDMI2

D2-_HDMI2

D2_GND

D2+

D2+_HDMI2
OPT
D801

JK801

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

12
CK-_HDMI4

12

D0_GND
D0+

HDMI_CEC

13

JK803

11
10

CK+
CK+_HDMI4

D0D0-_HDMI4

D0_GND

D0+
D0+_HDMI4

D1D1-_HDMI4

D1_GND

D1+
D1+_HDMI4

D2D2-_HDMI4
D2_GND

D2+

1
D2+_HDMI4

OPT
D811

20

20

DDC_SCL_4

DDC_SCL_2

1.8K
HDMI_SIDE

17

15

11
10

R837

18

16

14

HDMI_SIDE
NON_CI_CAP_HDMI_SIDE
Q803
C803
MMBT3904(NXP)
0.1uF

SHIELD

SHIELD

BODY_SHIELD
20

1K
19

HPD2

3.3K

1.8K
HDMI_2

HDMI_2
R801

R803

18

HDMI_2
Q801
MMBT3904(NXP)

NON_CI_CAP_HDMI_2
C801
0.1uF
16V

1K

HDMI_SIDE
R897

3.3K

HDMI_2
R895

HDMI_SIDE
R835

SHIELD

HDMI_SIDE

19
HOT_PLUG_DETECT
18
VDD[+5V]
17
DDC/CEC_GND
16
SDA
15
SCL
14
RESERVED
13
CEC
12
TMDS_CLK11
TMDS_CLK_SHIELD
10
TMDS_CLK+
9
TMDS_DATA08
TMDS_DATA0_SHIELD
7
TMDS_DATA0+
6
TMDS_DATA15
TMDS_DATA1_SHIELD
4
TMDS_DATA1+
3
TMDS_DATA22
TMDS_DATA2_SHIELD
1
TMDS_DATA2+

SIDE_HDMI_32LS3500
51U019S-312HFN-E-R-E-LG
JK803-*1

19

HPD

18

+5V_POWER

17

DDC/CEC_GND

16

SDA

15

SCL

14

NC

13

CEC

12

CLK-

11

CLK_SHIELD

10

CLK+

DATA0-

DATA0_SHIELD

DATA0+

DATA1-

DATA1_SHIELD

DATA1+

DATA2-

DATA2_SHIELD

DATA2+

HDMI_2_BDP_Model

HPD
+5V_POWER
DDC/CEC_GND
SDA
SCL
NC
CEC
CLKCLK_SHIELD
CLK+
DATA0DATA0_SHIELD
DATA0+
DATA1DATA1_SHIELD
DATA1+
DATA2DATA2_SHIELD
DATA2+

HDMI_1_BDP_Model
YKF45-7054V

YKF45-7054V

JK802-*1

JK801-*1

GP4L_S7LR2
HDMI

2011.10.04
8

RGB-PC / SPDIF
PC AUDIO

SPDIF OPTIC JACK

PC_AUDIO

+3.3V_Normal

JK1102

5.15 Mstar Circuit Application

PEJ027-04
SPDIF_OPTIC
JK1103
2F01TC1-CLM97-4F

VIN
SPDIF_OUT
OPT
R1104
10K

OPT
C1109
22uF
16V

OPT
C1110
10uF
16V

SPDIF_OPTIC
C1131
0.1uF
16V

SPDIF_OPTIC
C1121
100pF
50V

Fiber Optic

VCC

E_SPRING
T_TERMINAL1

7A

B_TERMINAL1

R_SPRING

T_SPRING

PC_AUDIO
R1107
15K

AMOTECH CO., LTD.

PC_R_IN

NON_CI_CAP_PC_AUDIO
OPT
PC_AUDIO
D1101
C1107
R1102
100pF
470K
5.6V
50V

7B

B_TERMINAL2

6B

T_TERMINAL2

AMOTECH CO., LTD.


OPT
D1102
5.6V

PC_AUDIO
R1110
10K

PC_AUDIO
R1108
15K

4
SHIELD

GND

3
6A

PC_L_IN

NON_CI_CAP_PC_AUDIO
PC_AUDIO
C1108
R1103
100pF
470K
50V

PC_AUDIO
R1111
10K

RGB PC
+5V_Normal

RGB_PC
D1115
MMBD6100
A2
C
A1

NON_CI_CAP_RGB_PC
C1129
0.1uF
16V

RGB_PC

RGB_PC

R1140
2.2K

R1139
2.2K

RGB_DDC_SCL
NON_CI_CAP_RGB_PC
NON_CI_CAP_RGB_PC
C1127
18pF
50V

RGB_DDC_SDA

C1128
18pF
50V

DSUB_VSYNC

DSUB_HSYNC
OPT
C1122
68pF
50V

OPT
OPT
C1126
D1109
68pF
20V
50V
ADUC 20S 02 010L

OPT
D1114
5.6V

OPT
D1113
20V
ADUC 20S 02 010L

OPT
D1116
5.6V
OPT
R1148
0

DSUB_B+

PM_RXD
ADUC 20S 02 010L
RGB_PC
R1133
75

OPT
R1149
0

OPT
D1110
20V

PM_TXD

R1150
0

R1151
0

DSUB_G+
ADUC 20S 02 010L
RGB_PC
R1135
75

+3.3V_Normal

OPT
D1111
20V

RGB_PC
R1146
10K

RGB_PC
R1147
1K
DSUB_DET

OPT
D1117
5.6V
ADMC 5M 02 200L

DSUB_R+

16

SHILED

DDC_GND

DDC_CLOCK

GND_1

SYNC_GND

15
10

9
3

V_SYNC

NC

14

BLUE

H_SYNC

BLUE_GND

13

GREEN

GREEN_GND

DDC_DATA

12

RED

7
1

11

GND_2

ADUC 20S 02 010L


OPT
D1112
20V

RED_GND

RGB_PC
R1137
75

JK1104
SPG09-DB-010

RGB_PC

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

GP4L_S7LR2
RGB-PC/SPDIF

2011/09/27
9

RS-232C

COMMERCIAL/NonOS MODEL OPTION


COMMERCIAL MODEL OPTION

COMMERCIAL_RS232C_PHONEJACK

32LS3500_RS232C_PHONEJACK

JP1002

IR_OUT
R1003
100

M6

M6

M1

M1

M3_DETECT

M3_DETECT

M4

M4

M5_GND

M5_GND

JP1000

+3.5V_ST

R1002
100

JP1001

JP1004

C1000
0.33uF

OPT
D1000
ADUC 20S 02 010L
20V

COMMERCIAL
C1005
0.1uF

COMMERCIAL
COMMERCIAL
IC1000

KJA-PH-1-0177
JK1001

OPT
D1001
ADUC 20S 02 010L
20V

(H:7mm)

PEJ030-01
JK1001-*1

ONLY 32LS3500 US MODEL(H:10mm)

MAX3232CDR

C1+

COMMERCIAL
C1001
0.1uF
COMMERCIAL
C1002
0.1uF

C1-

C2+

COMMERCIAL
C1003
0.1uF

16

15

14

VCC
OS_Debug(P1000)
+3.5V_ST

V+

C2-

13

12

12507WR-04L
JP1003

DOUT1

RIN1

RS-232C_IC_Bypass

ROUT1

R1000
0

R1001
0
RS-232C_IC_Bypass

V-

COMMERCIAL
C1004
0.1uF

DOUT2

RIN2

11

10

P1000

GND

VCC

PM_RXD

GND
PM_RXD
RM_TXD

DIN1
PM_TXD

4
5

DIN2
GND

ROUT2

EAN41348201

For Comsumer model,


use 4PIN Wafer.

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

GP4L_S7LR2
RS232C_PHONE

2011/08/13
10

LVDS for large inch

[51Pin LVDS Connector]


(For FHD 60Hz)

FOR FHD REVERSE(10bit)

[30Pin LVDS Connector]


(For HD 60Hz_Normal)

Change in S7LR

FHD
P703
FI-RE51S-HF-J-R1500

MIRROR
LVDS_SEL

Pol-change

RXA4+

RXA0+

RXA0-

RXA4-

RXA0-

RXA0+

HD
P705

1
+3.3V_Normal

FF10001-30

2
3

OPT
R705
3.3K

RXA3+

RXA1+

RXA1-

RXA3-

RXA1-

RXA1+

RXACK+

RXA2+

RXA2-

RXACK-

RXA2-

RXA2+

RXA2+

RXACK+

RXACK-

5
OPT
R710
10K

+3.3V_Normal

7
8
9

SCANNING_EN

RXA2-

RXACK-

RXACK+

RXA1+

RXA3+

RXA3-

RXA3+

RXA1-

RXA3-

RXA3+

RXA3-

RXA0+

RXA4+

RXA4-

RXA0-

RXA4-

RXA4+

PWM_DIM
OPT
R703
3.3K

PSU_T120_LGD
R706
0

10

OPC&SCANNING_CTRL
OPT
R704
10K

11
12

RXA4+

13

RXA4-

14

RXA3+

15

RXA3-

16

RXACK+

17

RXACK-

18
19

RXA2+

20

RXA2-

22

RXA1+

23

RXA1-

24

RXA0+

25

RXA0-

RXB4+

RXB0+

RXACK+

10

RXACK-

RXB0-

11

RXB4-

RXB0-

RXB0+

12

RXA2+

RXB3+

RXB1+

RXB1-

13

RXA2-

RXB3-

RXB1-

RXB1+

14

RXBCK+

RXB2+

RXB2-

15

RXA1+

RXBCK-

RXB2-

RXB2+

16

RXA1-

RXB2+

RXBCK+

RXBCK-

17

RXB2-

RXBCK-

RXBCK+

18

LVDS_SEL

21

RXB1+

RXB3+

RXB3-

19

RXB1-

RXB3-

RXB3+

20

RXB0+

RXB4+

RXB4-

21

RXB0-

RXB4-

RXB4+

22

RXA0+
RXA0-

+3.3V_Normal

OPT
R712
3.3K

OPT
R711
10K

23

26

AUO_GND/LGD_NC
24

27

PANEL_VCC

25

28

RXB4+

29

RXB4-

30

OPT
R713
0

AUO_GND
R709
10K

HD
L701
70-ohm
BLM18SG700TN1D

26
27

RXB3+

31

RXB3-

32

RXBCK+

33

RXBCK-

28

FOR FHD REVERSE(8bit)

29

Change in S7LR

30

34

OPT
C701
10uF
16V

OPT
C702
1000pF
50V

HD
C703
0.1uF
16V

31

MIRROR

35

RXB2+

36

RXB2-

Pol-change

Shift

RXA4+

RXA4+

RXA4-

RXA0-

RXA4-

RXA4-

RXA4+

RXA0+

37
38

RXB1+

39

RXB1-

40

RXB0+

41

RXB0-

RXA3+

RXA0+

RXA0-

RXA1-

RXA3-

RXA0-

RXA0+

RXA1+

RXACK+

RXA1+

RXA1-

RXA2-

RXACK-

RXA1-

RXA1+

RXA2+

RXA2+

RXA2+

RXA2-

RXACK-

RXA2-

RXA2-

RXA2+

RXACK+

RXA1+

RXACK+

RXACK-

RXA3-

RXA1-

RXACK-

RXACK+

RXA3+

RXA0+

RXA3+

RXA3-

RXA4-

RXA0-

RXA3-

RXA3+

RXA4+

RXB0-

42
43
44

PANEL_VCC

45
46
47

FHD
L702
70-ohm

48
49
50
51

OPT
C700
10uF
16V

OPT
C709
1000pF
50V

FHD
C710
0.1uF
16V

RXB4+

RXB4+

RXB4-

RXB4-

RXB4-

RXB4+

RXB0+

RXB3+

RXB0+

RXB0-

RXB1-

RXB3-

RXB0-

RXB0+

RXB1+

RXBCK+

RXB1+

RXB1-

RXB2-

RXBCK-

RXB1-

RXB1+

RXB2+

RXB2+

RXB2+

RXB2-

RXBCK-

52

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

RXB2-

RXB2-

RXB2+

RXBCK+

RXB1+

RXBCK+

RXBCK-

RXB3-

RXB1-

RXBCK-

RXBCK+

RXB3+

RXB0+

RXB3+

RXB3-

RXB4-

RXB0-

RXB3-

RXB3+

RXB4+

GP4L_S7LR2
LVDS_LARGE

2011/11/14
11

R1227

L1202
CIC21J501NE

1uF

0.1uF

C1220

1uF

C1241

1uF

C1238

1uF

C1219

1uF

C1218

C1217

0.1uF

0.1uF

C1239

10uF

C1206

OPT
C1251

OS
1K 1%
0.1uF

C1250
OS
1%
1K

C1249

OS

OS 1000pF

R1225

0.1uF

C1247

C1248
OS
1K
1%

CLose to Saturn7M IC

AVDD_DDR0

+1.5V_DDR

R1228

R1224

OS
1K 1%

CLose to Saturn7M IC

CLose to DDR3

AVDD_DDR0

B-MVREFDQ

B-MVREFCA

OS

A-MVREFCA

OS 1000pF

1000pF

C1204

1%
1K

C1203

R1205

0.1uF

A-MVREFDQ

1000pF

0.1uF
C1202

C1201

AVDD_DDR0

1K 1%

R1204

AVDD_DDR0

1K 1%
1%

R1202

1K

R1201

AVDD_DDR0

CLose to DDR3

IC1201-*1
K4B1G1646G-BCH9

IC1202-*1
K4B1G1646G-BCH9

DDR_1333_SS_NEW

DDR_1333_SS_NEW

N3
P7
P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3

M8
A0

VREFCA

P3

A2

H1

A3

VREFDQ

P2

A5

L8

A6

ZQ

IC1201
H5TQ1G63DFR-H9C

T8

A8

B2

A9

VDD_1

A10/AP

VDD_2

A11

VDD_3

A12/BC

VDD_4

A13

VDD_5

IC101
LGE2111A-T8

A3
A4

R1203

A5

L8
ZQ

240
1%

AVDD_DDR0

A7
A8

B2
C1205

10uF

D9

C1207

0.1uF

G7

C1208

0.1uF

K2

C1210

0.1uF

K8

C1211

0.1uF

N1

C1212

0.1uF

N9

C1213

0.1uF

R1

0.1uF

R9

C1214
C1215

0.1uF

C1216
OS

0.1uF

VDD_1

A9

VDD_2

A10/AP

VDD_3

A11

VDD_4

A12/BC

VDD_5
VDD_7

D2
E9
F1
H2
H9

L1
L9
T7

T8
R3
L7
R7
N7
T3

M2
BA0

N8
M3

BA2
VDDQ_1
VDDQ_2

CK
CK

VDDQ_4

CKE

VDDQ_5
CS

VDDQ_7

ODT

VDDQ_8

RAS

VDDQ_9

CAS

K9

K1
J3
K3
L3

NC_1

T2
RESET

J2
J8
M1
M9
P1
P9
T1
T9

F3
DQSL

G3
C7

VSS_1

DQSU

VSS_2

DQSU

VSS_3
DML

VSS_5

DMU

VSS_6
DQL0

VSS_8

DQL1

VSS_9

DQL2
DQL3

VSS_11

DQL4

VSS_12

DQL5

D8
E2
E8
F9
G1
G9

F7
F2
F8
H3
H8
G2
H7

DQL7

B1
D1

D3
E3

VSS_7

VSS_10

B7
E7

VSS_4

DQL6

B9

A-MA6

A-MA8

A-MA7

A-MA9

A-MA8

A-MA10

A-MA9

A-MA11

A-MA10

A-MA12

A-MA11

A-MA13

A-MA12
A-MA13
A-MA14

A-MBA0
A-MBA1
A-MBA2

VSSQ_1

D7

VSSQ_2

DQU0

VSSQ_3

DQU1

VSSQ_4

DQU2

VSSQ_5

DQU3

VSSQ_6

DQU4

VSSQ_7

DQU5

VSSQ_8

DQU6

VSSQ_9

A-MCK
A-MBA0
C1209
0.01uF
50V

A-MCKE

A-MBA1
A-MBA2
A-MCK
A-MCKB

A-MCKB

DQU7

C3
C8
C2
A7
A2
B8
A3

C14
B11
F12
C15
E12
A14
D11
B14
D12
C16
C13
A15
E11
B13

A_DDR3_A[0]

B_DDR3_A[0]

A_DDR3_A[1]

B_DDR3_A[1]

A_DDR3_A[2]

B_DDR3_A[2]

A_DDR3_A[3]

B_DDR3_A[3]

A_DDR3_A[4]

B_DDR3_A[4]

A_DDR3_A[5]

B_DDR3_A[5]

A_DDR3_A[6]

B_DDR3_A[6]

A_DDR3_A[7]

B_DDR3_A[7]

A_DDR3_A[8]

B_DDR3_A[8]

A_DDR3_A[9]

B_DDR3_A[9]

A_DDR3_A[10]

B_DDR3_A[10]

A_DDR3_A[11]

B_DDR3_A[11]

A_DDR3_A[12]

B_DDR3_A[12]

A_DDR3_A[13]

B_DDR3_A[13]

A_DDR3_A[14]

B_DDR3_A[14]

B-MA1

B23
D25
F22
G22
E24
F21
E23
D22

B-MA0

B-MA2

B-MA1

B-MA3

B-MA2

B-MA4

B-MA3

B-MA5

B-MA4

B-MA6

B-MA5

B-MA7

B-MA6

B-MA8

D21
C24
C25
F23

A-MCKE

F13
B15
E13

B_DDR3_BA[0]

A_DDR3_BA[1]

B_DDR3_BA[1]

A_DDR3_BA[2]

B_DDR3_BA[2]

C17
A17
B16

E21

B_DDR3_MCLK

A_DDR3_MCLKZ

B_DDR3_MCLKZ

A_DDR3_MCLKE

P8
P2
R8
R2
T8
R3

B-MA8

B-MA10

B-MA9

B-MA11

B-MA10

B-MA12

B-MA11

B-MA13

L7
R7
N7
T3

D23

B-MBA0

F24

OS C1240

B-MBA1

F20

B-MBA2

0.01uF
50V

B-MCK

G23

N8

B-MBA1

M3

B-MBA2

B-MCKE

K1

B-MODT
A-MODT
A-MRASB

AVDD_DDR0

A-MCASB R1231
A-MWEB 10K

A-MODT
A-MRASB
A-MCASB
A-MWEB

A-MRESETB

E14
B12
A12
C12

AVDD_DDR0

D20
A_DDR3_ODT

B_DDR3_ODT

A_DDR3_RASZ

B_DDR3_RASZ

A_DDR3_CASZ

B_DDR3_CASZ

A_DDR3_WEZ

B-MCASB

A24

B-MWEB

B_DDR3_WEZ

F11

K3

OS

L3

B-MWEB

A-MDQSLB

A-MDQSL
A-MDQSLB

A-MDQSU
A-MDQSUB

A-MDQSU
A-MDQSUB

A-MDML
A-MDMU

A-MDML
A-MDMU

A-MDQL0
A-MDQL1
A-MDQL2
A-MDQL3

A-MDQL0
A-MDQL1
A-MDQL2

A-MDQL4

A-MDQL3

A-MDQL5

A-MDQL4

A-MDQL6

A-MDQL5

A-MDQL7

A-MDQL6
A-MDQL7

A-MDQU0
A-MDQU1
A-MDQU2

A-MDQU0
A-MDQU1

A-MDQU3

A-MDQU2

A-MDQU4

A-MDQU3

A-MDQU5

A-MDQU4

A-MDQU6

A-MDQU5

A-MDQU7

A-MDQU6
A-MDQU7

B19
C18

B_DDR3_DQSL

A_DDR3_DQSLB

A18

B_DDR3_DQSU

A_DDR3_DQSUB
E15
A21

B_DDR3_DQML

A_DDR3_DQMU

B_DDR3_DQMU

D17
G15
B21
F15
B22
F14
A22
D15

B_DDR3_DQL[0]

A_DDR3_DQL[1]

B_DDR3_DQL[1]

A_DDR3_DQL[2]

B_DDR3_DQL[2]

A_DDR3_DQL[3]

B_DDR3_DQL[3]

A_DDR3_DQL[4]

B_DDR3_DQL[4]

A_DDR3_DQL[5]

B_DDR3_DQL[5]

A_DDR3_DQL[6]

B_DDR3_DQL[6]

A_DDR3_DQL[7]

B_DDR3_DQL[7]

A_DDR3_DQU[0]

B_DDR3_DQU[0]

G16
B20
F16
C21
E16
A20
D16
C20

B-MDQSUB

B_DDR3_DQU[1]

A_DDR3_DQU[2]

B_DDR3_DQU[2]

A_DDR3_DQU[3]

B_DDR3_DQU[3]

A_DDR3_DQU[4]

B_DDR3_DQU[4]

A_DDR3_DQU[5]

B_DDR3_DQU[5]

A_DDR3_DQU[6]

B_DDR3_DQU[6]

A_DDR3_DQU[7]

B_DDR3_DQU[7]

D3

B-MDMU
B-MDMU

B-MDQL0

A10/AP

VDD_2

A11

VDD_3

A12/BC

VDD_4

A13

VDD_5
VDD_6
VDD_7
VDD_8

BA0

J24
L24

B-MDQL0

B-MDQL2

B-MDQL1

B-MDQL3

B-MDQL2

J23
M24
H23

F7
F2
F8
H3

B-MDQL4

B-MDQL3

B-MDQL5

B-MDQL4

B-MDQL6

B-MDQL5

M23

H8
G2
H7

B-MDQL7

CK

VDDQ_2

CK

VDDQ_3

CKE

VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

B-MDQL7

C3

B-MDQU1

K20
H20
L21
H21

C8

B-MDQU2

B-MDQU1

H22

K2
K8
N1
N9
R1
R9

G3

NC_4
DQSL

OS C1228
OS C1229

0.1uF

OS C1230
OS C1231

0.1uF

RAS

VDDQ_8

CAS

VDDQ_9

K9

E9

L2

F1

K1

H2
H9

C2

B-MDQU3

B-MDQU2

B-MDQU4

B-MDQU3

B-MDQU5

B-MDQU4

B-MDQU6

B-MDQU5

B-MDQU7

A7
A2
B8
A3

J3
K3
L3

NC_1

J9

NC_2

B7

0.1uF
0.1uF

OS C1234
OS C1235

0.1uF
0.1uF

F2

OS C1236

0.1uF

F8

D3

DQSU

VSS_1

DQSU

VSS_2

T7

H8

A8

G2

C1

H7

VSS_4

DMU

VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

C8

F1

C2

H2

A7
A2

H9

B8

C7

B3

B7

J2

D3

M1

E3

M9

F7

P1

F2

P9

F8

T1
T9

H3
H8
G2
H7

VSSQ_1
DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

B9

D7

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1
G9

B8
A3

IC1201-*2
NT5CB64M16DP-CF

L9
T7

P7

A9
DQSU

VSS_1

DQSU

VSS_2
VSS_3

DML

VSS_4

DMU

VSS_5
VSS_6

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

P3

B3

N2

E1

P8

G8

P2
R8

J2

R2

J8

T8

M1

R3

M9

L7

P1

R7
N7

P9

T3

T1
T9

N8

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

A3

M3

H1
VREFDQ

A6

L8
ZQ

K7

D8

K9

E2
E8

L2

F9

K1
J3

G1

K3

G9

L3

R2
B2

A9

VDD_1

A10/AP

VDD_2

A11

VDD_3

A12

VDD_4

NC_6

VDD_5
VDD_6
VDD_7
VDD_8

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

VDD_9

VDDQ_1
CK

VDDQ_2

CK

VDDQ_3

CKE

VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

N8

D3

DDR_DVB_T2_2G

DDR_DVB_T2_2G

DDR_1600_MICRON

DDR_1600_MICRON

IC1201-*3
K4B2G1646C

IC1202-*3
K4B2G1646C

IC1201-*6
MT41J64M16JT-125:G

IC1202-*6
MT41J64M16JT-125:G

NC_2
NC_4

A8

J7

C1

K7

C9

K9

D2
E9

L2

F1

K1

H2
H9

J3
K3
L3

J9

P3
N2
P8
P2
R8
R2
T8
R3
L7
R7
N7
T3

M8

A3

VREFDQ

L8

T8
VDD_1

A10/AP

VDD_2

A11

VDD_3

A12/BC

VDD_4

A13

VDD_5

NC_5

VDD_7

BA0

VDD_9

VDD_6
VDD_8

K7

J3
L3

CK

VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

WE

R7
N7

K8

T3

N1
N9
R9

RESET

NC_2
NC_3
NC_4

F3
DQSL

C1

K7
K9
L2

F1

K1

H2

J3

H9

K3
L3

DQSU
DQSU
DML
DMU

F7
F8
H3
H8
G2
H7

VSS_2
VSS_4
VSS_5
VSS_6

E3
F2

VSS_1
VSS_3

E7

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

C3
C8
C2
A7
A2
B8
A3

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

VDD_1

A10/AP

VDD_2
VDD_3

A12/BC

VDD_4

A13

VDD_5

NC_5

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

RESET

NC_2
NC_3
NC_4

DQSL

C1

K7

C9

K9
L2

F1

K1

H2

J3

H9

K3
L3

C7

B3

B7

G8

E7

J2

D3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2
H7

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

B9

VSS_2
VSS_4
VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_4

A13

VDD_5

A15

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

NC_2
NC_4

DQSL

C1

K7

C9

K9
L2

F1

K1

H2

J3

H9

K3
L3

C7

B3

B7

G8

E7

J2

D3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

VSS_2
VSS_4
VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_4

A13

VDD_5

A15

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

NC_2
NC_4

DQSL

C1

K7

C9

K9
L2

F1

K1

H2

J3

H9

K3
L3

C7

B3

B7

G8

E7

J2

D3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

VSS_2
VSS_4
VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_4

A13

VDD_5

NC_5

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

NC_2
NC_4

DQSL

C1

K7

C9

K9
L2

F1

K1

H2

J3

H9

K3
L3

C7

B3

B7

G8

E7

J2

D3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

VSS_2
VSS_4
VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_4

A13

VDD_5

NC_5

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

NC_2
NC_4

DQSL

C1

K7

C9

K9
L2

F1

K1

H2

J3

H9

K3
L3

C7

B3

B7

G8

E7

J2

D3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

VSS_2
VSS_4
VSS_5

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_4

NC_6

VDD_5

A15

VDD_7

BA0

VDD_9

VDD_6
VDD_8

B2

R3

D9

L7

G7

R7

K2

N7

K8

T3

N1
N9
R9

N8

CK

VDDQ_2

CK

VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

NC_2
NC_4

DQSL

C1

K7
K9
L2

F1

K1

H2

J3

H9

K3
L3

J9

C7

B3

B7

G8

E7

J2

D3

A1
VDDQ_1

CK

VDDQ_2

CK

VDDQ_3

CKE

VDDQ_4

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

VSS_2
VSS_4
VSS_5

DQ0

VSS_7

DQ1

VSS_8

DQ2

VSS_9

DQ3

VSS_10

DQ4

VSS_11

DQ5

VSS_12

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

VDD_2
VDD_3

A12/BC

VDD_4

NC_6

VDD_5

A15

VDD_7

BA0

VDD_9

VDD_6
VDD_8

G7

H7

C1
C9
D2

VDDQ_5
CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

E9
F1
H2
H9
J1

NC_1

J9

NC_2

L1
L9

NC_4
DQSL

T7

NC_6

A9
DQSU

VSS_1

DQSU

VSS_2

B3
E1

VSS_3
DML

VSS_4

DMU

VSS_5

G8
J2
J8

VSS_6
DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

M1
M9
P1
P9
T1
T9

DQL6
B1
VSSQ_1
DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

B9
D1
D8
E2
E8
F9
G1
G9

VSS_1

DQSU

VSS_2
VSS_3

CK

VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

N9

NC_2
NC_3
NC_4

DMU

VSS_5
VSS_6

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

R9

C3

A8

C2

C1
C9

A7

D2
E9

A2

F1
H2

B8

H9

A3

EAN61857201 VREFCA

A1
A2

H1

A3

VREFDQ

A4
A5

L8

A6

ZQ

A7
A8

B2

A9

VDD_1

A10/AP

VDD_2

A11

VDD_3

A12

VDD_4

NC_6

VDD_5
VDD_6
VDD_7
VDD_8

BA0

T7

G7
K2
K8
N1
N9
R1
R9

BA1
A1
VDDQ_1
CK

VDDQ_2

CK

VDDQ_3

CKE

VDDQ_4
VDDQ_5

CS

VDDQ_6

ODT

VDDQ_7

RAS

VDDQ_8

CAS

VDDQ_9

A8
C1
C9
D2
E9
F1
H2
H9
J1

NC_1

T2
RESET

NC_2
NC_3
NC_4

F3
G3

D9

VDD_9

L9

A9

C7

B3

B7

E1
G8
J2

DQSL

J9
L1
L9
T7

NC_7

D3

M1

E3

M9

F7

P1

F2

P9

F8

T1

H3

T9

H8
G2
H7

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

B9

D7

D1

C3

D8

C8

E2

C2

E8

A7

F9

A2

G1
G9

VSS_1

DQSU

VSS_2
VSS_3

DML

VSS_4

DMU

VSS_5
VSS_6

DQL0

VSS_7

DQL1

VSS_8

DQL2

VSS_9

DQL3

VSS_10

DQL4

VSS_11

DQL5

VSS_12

B8
A3

B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

DQL6
DQL7

B1
VSSQ_1

A9
DQSU

E7

J8

DQL6

D7

R1

J1
NC_1

VSS_4

K8

A1

CK

DML

N1

M8
A0

DQSL

DQL7

K2

C8
VDDQ_1

DQSL

G2

D9

BA1

RESET

C7

B3

B7

G8

E7

J2

D3

B1
VSSQ_1

DQU0

VSSQ_2

DQU1

VSSQ_3

DQU2

VSSQ_4

DQU3

VSSQ_5

DQU4

VSSQ_6

DQU5

VSSQ_7

DQU6

VSSQ_8

DQU7

VSSQ_9

B9
D1
D8
E2
E8
F9
G1
G9

J9
L1
L9
T7

NC_5

M9

F7
F2

P9

F8

T1

H3

T9

H8
G2

DQ8

VSSQ_2
VSSQ_3

DQ10

VSSQ_4

DQ11

VSSQ_5

DQ12

VSSQ_6

DQ13

VSSQ_7

DQ14

VSSQ_8

DQ15

VSSQ_9

VSS_4
VSS_5

DQ0

VSS_7

DQ1

VSS_8

DQ2

VSS_9

DQ3

VSS_10

DQ4

VSS_11

DQ5

VSS_12

D1

C3
C8

E2

C2

E8

A7

F9

A2

G1

B8

G9

A3

G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
VSSQ_1

D7

D8

B3
E1

DQ6
DQ7

B1

DQ9

VSS_2

VSS_6

E3

P1

B9

A9
VSS_1
VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

H7
VSSQ_1

D7

A10/AP

F3

A9

DQ6
DQ7

B1
B9

VSS_1

VSS_6

E3

A8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

B2
VDD_1

A11

T2

G3

H8

A7

L9

NC_5

L8
ZQ

A8
A9

F8
H3

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J1
NC_1

A3

H1

A4

J7

C9

F2

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

NC_3

H7
VSSQ_1

D7

VDD_2
VDD_3

A12/BC

RESET

A9

DQL6
DQL7

B1
B9

VSS_1

VSS_6

E3

VDD_1

A10/AP

F3
G3

R2
T8

A11

T2

R8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

L8

A7

L9

NC_6

P8

ZQ

A8
A9

N2
P2

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J9

P3
H1

A4

J7

J1
NC_1

A3

N3
P7

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

NC_3

H7
VSSQ_1

D7

VDD_2
VDD_3

A12/BC

RESET

A9

DQL6
DQL7

B1
B9

VSS_1

VSS_6

E3

VDD_1

A10/AP

F3
G3

R2
T8

A11

T2

R8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

L8

A7

L9

NC_6

P8

ZQ

A8
A9

N2
P2

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J9

P3
H1

A4

J7

J1
NC_1

A3

N3
P7

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

NC_3

H7
VSSQ_1

D7

VDD_2
VDD_3

A12/BC

RESET

A9

DQL6
DQL7

B1
B9

VSS_1

VSS_6

E3

VDD_1

A10/AP

F3
G3

R2
T8

A11

T2

R8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

L8

A7

L9

NC_6

P8

ZQ

A8
A9

N2
P2

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J9

P3
H1

A4

J7

J1
NC_1

A3

N3
P7

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

NC_3

H7
VSSQ_1

D7

VDD_2
VDD_3

A12/BC

RESET

A9

DQL6
DQL7

B1
B9

VSS_1

VSS_6

E3

VDD_1

A10/AP

F3
G3

R2
T8

A11

T2

R8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

L8

A7

L9

NC_6

P8

ZQ

A8
A9

N2
P2

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J9

P3
H1

A4

J7

J1
NC_1

A3

N3
P7

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

NC_3

H7
VSSQ_1

D7

VDD_2
VDD_3

A12/BC

RESET

A9

DQL6
DQL7

B1
VSSQ_1

VSS_1

VSS_6

E3

VDD_1

A10/AP

F3
G3

R2
T8

A11

T2

R8

DQSL

VSS_3
DML
DMU

J8
M1

DQSU
DQSU

E1

L8

A7

L9

NC_6

P8

ZQ

A8
A9

N2
P2

WE

L1
T7

VREFDQ

A5
A6

CKE

D2
E9

J9

P3
H1

A4

J7

J1
NC_1

A3

N3
P7

A1

BA2

A1
A8

VREFCA

A2

M2
M3

VDDQ_1

M8
A0

M7

R1

BA1

F3

A9

DQL6
DQL7

D7

R2
T8

A11

T2

R8

DQSL

C7

D3

L8

A7

L9
G3

P8

ZQ

A8
A9

N2
P2

WE

L1

NC_6

VREFDQ

A5
A6

CKE

D2
E9

T7

P3
H1

A4

J7

DQSL

B7

A3

N3
P7

A1

BA2

C9

J9

VREFCA

A2

M2
N8

A8

M8
A0

M7

R1

J1
NC_1

T2

G3

G7
K2

A1

CK
CKE

K3

R3
L7

M3
VDDQ_1

L2
K1

B2
D9

BA1

J7

R8
R2

A7

BA2

K9

P8

ZQ

A8
A9

N2
P2

A5

M2
N8

P3
H1

A4
A6

N3
P7

A1
A2

M7

M3

VREFCA

R9

WE

L1

NC_7

DQSU

E3
F7

A0

R1

BA1

BA2

J1
NC_1

E7

N3

N9

VDD_9

M2

A1

WE

B7

P7

BA0

NC_5

M3

C7

IC1202-*4
H5TQ1G63DFR-PBC

N1

VDD_8

M7

R1

BA1

DQSL

R8
T8

A8

J7

D1

P8

A7

BA0

N2
P2

A5

BA2

B9

P7

A4

RESET

IC1201-*4
H5TQ1G63DFR-PBC

K8

VDD_7

N3
P3

A2

M2

B1

EAN61857201 VREFCA

A1

NC_5

DQL6

DQU0

K2

VDD_6

DDR_1333_NANYA_NEW
M8

A0

M7

VSS_12

VSSQ_1

G7

IC1202-*2
NT5CB64M16DP-CF

DQSL

IC1202-*5
K4B1G1646G-BCK0

VDD_5

DDR_1333_NANYA_NEW

G3

IC1201-*5
K4B1G1646G-BCK0

A13

D9

B-MA14

NC_6

T2

DDR_1600_HYNIX

VDD_4

L1

B-MDQU7

DDR_1600_HYNIX

A12/BC

J9

F3

DDR_1600_SS

VDD_3

DQL7

B1

NC_3

DDR_1600_SS

VDD_2

A11

E7

J8

DQL6

D7
C3

VDD_1

A10/AP

F3

A9

G8

VSS_6

C9
E9

B2

A9

NC_3

E1

DQL7

D2

A8

RESET

G3

VSS_3
DML

E3

H3

ZQ

A7

DQSL

0.1uF
F7

L8

A6

L9

NC_6

E7

OS C1232
OS C1233

A5

T2

L1

NC_4
DQSL

VREFDQ

A4

WE

J1

C7

0.1uF

B-MDQU6

K21

VDDQ_7

K7

C9

DQSL

J1
NC_2

ODT

NC_3

A3

D7

B-MDQU0

B-MDQU0

L22

G7

10uF

VDDQ_9
NC_1

VDDQ_6

RESET

A1
VDDQ_1

CS

J7

C1
D2

VDDQ_5

AVDD_DDR0

C1227

D9

BA1

DQL7

B-MDQL6

K23

VDDQ_4

F3

VDD_9

E3

B-MDQL1

G21
A_DDR3_DQU[1]

VDD_1

E7

B-MDML

B-MDML

L20
L23

A_DDR3_DQL[0]

B7

B-MDQSU

J20
H24

A_DDR3_DQML

A9

C7

B-MDQSU
B-MDQSUB

B_DDR3_DQSUB

CKE

H1

A3

BA2

A8

N3

B-MDQSLB

J21
A_DDR3_DQSU

VDDQ_3

DQSL

B-MDQSL

K25

B_DDR3_DQSLB

B18

G3

VDDQ_2

A2

M2
N8

VDDQ_1
CK

VREFCA

A1

NC_5

A1

CK

M8
A0

M7

M3

T2

B2

F3

B-MDQSLB

K24
A_DDR3_DQSL

A8

T3

R9

WE

240
1%

A7

RESET

B-MRESETB

B_DDR3_RESET

L3

ZQ

T2

B-MDQSL
A-MDQSL

A6

WE

B-MRESETB

OS
R1226

L8

NC_3

E20
A_DDR3_RESET

R1232
10K

B-MRASB

B24

J3

B-MRASB
B-MCASB

B-MODT

B25

A5

L2

B-MCKE

B_DDR3_MCLKE

J3
K3

A4

J7
K9

B-MVREFDQ

VREFDQ

BA2

K7

K1

H1

A3

B-MCKB

B-MCKB

F25

A2

K8

BA1

L2

M2

B-MBA0

K9

N7

VDD_9

A1

NC_5

B-MA14

B-MVREFCA

VREFCA

M7

B-MA13

G25
A_DDR3_MCLK

N2

B-MA12

G20
A_DDR3_BA[0]

P3

B-MA9

B-MA7

D24

B-MCK

A-MRESETB

NC_4

A9

G8

A-MA5

A-MA7

NC_3

DQSL

E1

A-MA6

K7

WE

NC_6

B3

A-MA4

L2

VDDQ_6

NC_2

A-MA3

A-MA5

J7

VDDQ_3

J1
J9

R2

A-MA4

M7

VDD_8

A1

C9

R8

A-MA2

A-MA3

NC_5

BA1

C1

P2

A13

VDD_6

VDD_9

A8

A-MA14

A6

P8

A-MA1

S7LR2_DIVX_MS10

OS

VREFDQ

A-MA2

1%

A-MVREFDQ

N2

A-MA0

R1235
56

H1

P3

A-MA1

A11

56
R1237

A2

A-MA0

1%

A1

P7

P7

56
R1238

A0

1%

VREFCA

R1236
56

A-MVREFCA

OS
1%

N3

K7

M8
A0

R7

K2

R1

VDD_8

J7

DDR_1333_HYNIX
N3

B-MA0

L7

G7

N9

VDD_7

BA0

R3

N1

BA2

DDR_1333_HYNIX
M8

M3

D9

VDD_6

M2
N8

R8
R2

A7

NC_5

IC1202
H5TQ1G63DFR-H9C

EAN61828901

N2
P8

A4

M7

EAN61828901

N3
P7

A1

DQ8

VSSQ_2

DQ9

VSSQ_3

DQ10

VSSQ_4

DQ11

VSSQ_5

DQ12

VSSQ_6

DQ13

VSSQ_7

DQ14

VSSQ_8

DQ15

VSSQ_9

B9
D1
D8
E2
E8
F9
G1
G9

GP4L_S7LR2
DDR_256

2011/06/03
12

Serial Flash for SPI boot

+3.5V_ST

+3.5V_ST

S_FLASH_MAIN_MACRONIX
OPT
R1404
4.7K

+3.5V_ST

IC1401
MX25L8006EM2I-12G
CS#

/SPI_CS
OPT
R1403
10K

SO/SIO1
SPI_SDO
WP#

/FLASH_WP
OPT
R1401
0

GND

OS
C1401
0.1uF

VCC

HOLD#

SCLK
SPI_SCK
SI/SIO0

R1405
33
SPI_SDI

OPT
Q1401
MMBT3904(NXP)

OS

S_FLASH_MAIN_WINBOND
IC1401-*1
W25Q80BVSSIG
CS

DO[IO1]

%WP[IO2]

GND

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

VCC

HOLD[IO3]

CLK

DI[IO0]

GP4L_S7LR2

2011/06/03

SFLASH_1MB

13

Headphone

*Option : HEAD_PHONE

HEAD_PHONE
HP_LOUT

+3.5V_ST

R1500
B
3.3K
HEAD_PHONE_POP

C
SIDE_HP_MUTE

OPT
C1502
1000pF
50V

C
HEAD_PHONE
R1501
Q1502
1K
MMBT3904(NXP)
HEAD_PHONE_POP
E

E
B
B

Q1504
MMBT3904(NXP)
HEAD_PHONE_POP

HEAD_PHONE

E
HEAD_PHONE_POP
Q1501
MMBT3906(NXP)

R1504
10K
R1503
1K

C
HP_DET

Q1500
MMBT3904(NXP)
E
HEAD_PHONE_POP

JK1500
KJA-PH-0-0177

+3.3V_Normal

HEAD_PHONE

C1500
10uF
16V

GND

DETECT

HEAD_PHONE

HEAD_PHONE
HP_ROUT
C1501
10uF
16V

OPT
C1503
1000pF
50V

C
HEAD_PHONE
R1502
Q1503
1K
MMBT3904(NXP)
HEAD_PHONE_POP
E

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

E
B
B

Q1505
MMBT3904(NXP)
HEAD_PHONE_POP

HEAD_PHONE_32LS3500

JK1500-*1
PEJ031-01
GND

DETECT

GP4L_S7LR2
HEADPHONE

2011/10/04
15

* Option name of this page : CI_SLOT


(because of Hong Kong)
CI Region
CI SLOT

+5V_CI_ON
CI_DATA[0-7]

CI TS INPUT

EAG41860102
P1901
P1902
10067972-050LF
10067972-000LF

C1903
0.1uF
16V

R1908
100

35

AR1901
33

CI_SLOT_JACK

AR1906

36

CI_DATA[3]

37

38

CI_DATA[4]
CI_DATA[5]

39

CI_DATA[6]

CI_TS_DATA[6]
CI_TS_DATA[7]

40

CI_DATA[7]

41

42

43

R1919

47

FE_TS_DATA[0-7]
AR1904

45

11

CI_ADDR[9]

46

12

CI_ADDR[8]

CI_MDI[0]

47

13

CI_ADDR[13]

CI_MDI[1]

48

14

CI_ADDR[14]

49

15

50

16

51

17

C1905
0.1uF

R1920

52

18

R1916

/PCM_IRQA

19

54

20

55

21

CI_MDI[7]

56

22

CI_ADDR[7]
CI_ADDR[6]

REG
CI_TS_CLK
CI_TS_VAL
CI_TS_SYNC

GND

57

23

R1902

47

58

24

CI_ADDR[5]

R1901

47

59

25

CI_ADDR[4]

60

26

CI_ADDR[3]

R1925

100
33

61

27

R1926

62

28

CI_ADDR[1]

R1927

33

63

29

CI_ADDR[0]

64

30

AR1903

33

CI_ADDR[2]

CI_DATA[0]

65

31

CI_DATA[1]

CI_TS_DATA[0]

66

32

CI_DATA[2]

CI_TS_DATA[1]

67

33

CI_TS_DATA[2]
CI_TS_DATA[3]

68

34

OPT
R1909
0

R1907
100

G2
2

CI HOST I/F

CI_ADDR[12]

CI_ADDR[0-14]
+3.3V_CI

G1
1

69

CI_DET

IC1902

/CI_CD2
+5V_Normal

GND
1OE
GND

C1914
2pF
50V

R1904
10K

CLOSE TO MSTAR

VCC

C1913
0.1uF
16V

TOSHIBA
1A1
PCM_A[0]

GND

19

2OE

0ITO742440D

C1904
0.1uF
16V

2Y4
CI_ADDR[7]
1A2
PCM_A[1]

CI_MISTRT
CI_MIVAL_ERR

2Y3
CI_ADDR[6]

18

17

CI_MCLKI
1A3
PCM_A[2]
2Y2
CI_ADDR[5]
1A4
PCM_A[3]

CI DETECT

2Y1
CI_ADDR[4]
+3.3V_CI

GND
IC1901
74LVC1G32GW

GND

VCC

16

15

14

13

12

10

11

1Y1
CI_ADDR[0]
2A4
PCM_A[7]
1Y2
CI_ADDR[1]
2A3
PCM_A[6]
1Y3
CI_ADDR[2]
2A2
PCM_A[5]
1Y4
CI_ADDR[3]

+3.3V_CI

+3.3V_CI

+3.3V_Normal

20

TC74LCX244FT

PCM_RST
/PCM_WAIT

T2_DMOD_CAM

C1909
0.1uF

53

10K

FE_TS_CLK
OPT
R1928
0

CI_WE

CI_MDI[5]

R1906

R1929
0

CI_MCLKI

CI_OE

100

CI_MDI[6]

CI_MDI[4]

FE_TS_SYNC
FE_TS_VAL_ERR

CI_MIVAL_ERR

/PCM_CE

CI_ADDR[10]
CI_ADDR[11]

OPT

33

CI_MISTRT

CI_IOWR

GND

FE_TS_DATA[2]
FE_TS_DATA[0]

R1921
10K

10

OPT
R1910

FE_TS_DATA[3]
FE_TS_DATA[1]

CI_MDI[0]

44

CI_MDI[2]

33

CI_MDI[1]

CI_IORD

CI_MDI[3]

FE_TS_DATA[5]
FE_TS_DATA[4]

CI_MDI[3]

CI_TS_DATA[5]

10K

FE_TS_DATA[6]

CI_MDI[5]
CI_MDI[4]

CI_MDI[2]

CI_TS_DATA[4]

R1905

FE_TS_DATA[7]

CI_MDI[6]

1
CI_DATA[0-7]

/CI_CD1

33

CI_MDI[7]

FE_TS_DATA[0-7]

C1906
10uF
10V
R1903
10K

AR1905

CI_DATA[0-7]

+5V_Normal

2A1
PCM_A[4]

/CI_CD2
C1908
0.1uF
16V

R1917
10K

GND

C1902
0.1uF

R1915
47
CI_DET

CI_DATA[0]

R1918
47
/PCM_CD

AR1907

33

PCM_D[0]

CI_DATA[1]

PCM_D[1]

CI_DATA[2]

PCM_D[2]

CI_DATA[3]

PCM_D[3]

CI_DATA[4]

AR1908

33

PCM_D[4]

CI_DATA[5]

PCM_D[5]

CI_DATA[6]

PCM_D[6]

CI_DATA[7]

PCM_D[7]

PCM_D[0-7]

OPT

C1901
0.1uF

/CI_CD1

CI_DATA[0-7]

L1901
BLM18PG121SN1D

CI POWER ENABLE CONTROL


PCM_D[0-7]
CI_DATA[0-7]
+5V_CI_ON
+5V_Normal

C1907
0.1uF
16V

OPT
R1912
10K

R1914
22K

C1911
4.7uF
16V

L1902
BLM18PG121SN1D
AR1912

Q1902
AO3407A

C1910
0.1uF
16V

OPT
R1923
10K

OPT
C1912
0.1uF
16V

33

CI_ADDR[8]

PCM_A[8]

CI_ADDR[9]

PCM_A[9]

CI_ADDR[10]

PCM_A[10]

CI_ADDR[11]

PCM_A[11]

AR1913

33

CI_ADDR[12]
R1922
2.2K

PCM_A[12]

CI_ADDR[13]

PCM_A[13]

CI_ADDR[14]

PCM_A[14]
/PCM_REG

REG
R1913
10K
PCM_5V_CTL
R1924
10K

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

C
Q1901
MMBT3904(NXP)

AR1909 33
CI_OE

/PCM_OE

CI_WE

/PCM_WE

CI_IORD

/PCM_IORD

CI_IOWR

/PCM_IOWR

GP4L_S7LR2
PCMCI

11/08/13
19

ETHERNET
* H/W option : ETHERNET

+2.5V_Normal

ETHERNET
L3707
BLM18PG121SN1D

JK2100

BS-R430051

XRJV-01V-0-D12-080

ETHERNET_UDE

ETHERNET_XMULTIPLE

JK2100-*1

EPHY_TN

EPHY_RP
OPT
D2103
5.5V
ADLC 5S 02 015

OPT
D2104
5.5V
ADLC 5S 02 015
EPHY_RN

OPT
D2101
5.5V
ADLC 5S 02 015

EPHY_TP
OPT
D2105
5.5V
ADLC 5S 02 015

8
9

9
ETHERNET
C2104
0.01uF
50V

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

GP4L_S7LR2
ETHERNET

2011/06/14
21

GP4R_GLOBAL_TUNER_BLOCK
OPT
IC2601
74LVC1G08GW

ERROR & VALID PIN


RF_SW_OPT
R2603
0

OPT
R2627
0

FE_TS_VAL

+3.3V_TU

5
OPT
C2640
0.1uF
16V

RF_SWITCH_CTL
RF_SW_OPT
C2603
0.1uF
16V

+3.3V_TU

FE_TS_ERR
2

Close to TUNER
3

TU_T/C

TU_T2/C

TU2602
TDSS-G101D

TU_T/C/S2

TU2603
TDSN-G301D

FE_TS_VAL_ERR

R2614
100K

R2611
100

TU2601
TDSQ-G001D

OPT
R2631
0

TUNER_RESET
C2622
0.1uF
16V

GPIO must be added.

R2628
0

+3.3V_TU

1
2
3
4
5
6
7
8
9
10
11

NC

RESET

SCL

SDA

+3.3V

SIF

+1.8V

CVBS

IF_AGC

DIF[P]

10

DIF[N]

11

NC_1

RESET

SCL

SDA

+B1[3.3V]

SIF

+B2[1.8V]

CVBS

NC_2

NC_3

10

NC_4

11

OPT
R2615
0

NC_1
RESET

R2871
1K

R2870
1K

SCL

R2609

TU_SCL

SDA

R2610
C2607
20pF
50V

+B1[3.3V]

33

R2618
470
R2619
82
TU_SIF
C2621
100pF
50V

SIF

CVBS

+3.3V_TU

TU_SDA

C2652
20pF
50V

C2651
20pF
50V

C2612
20pF
50V

C2623
0.1uF
16V

C2602
100pF
50V

C2626
0.1uF
16V

+2.5V_TU

OPT
C2606
100uF
16V

C2604
0.1uF
16V

OPT
R2607
0

R2616
4.7K

Q2600
MMBT3906(NXP)

B
C

TU_CVBS
R2621
0

close to TUNER

T/C_IF_AGC
T/C_DIF[P]
T/C_DIF[N]

C2600
0.1uF
16V

E
Q2601
MMBT3906(NXP)

OPT
R2622
1K

IF_AGC_MAIN
HALF_NIM/EU_NON_T2
R2608
0

R2625
220

R2624
220

+1.8V_TU

+B2[1.8V]

+3.3V_TU

+3.3V_TU

33

should be guarded by ground

HALF_NIM/EU_NON_T2
R2602
0

IF_P_MSTAR

14
15
16
17
18
19
20
21
22
23
24
25

TU_CHINA
26

TU2603-*1
TDSN-C201D
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

RF_S/W_CTL

12

+B4[1.23V]

13

NC_5

14

GND

15

ERROR

16

SYNC

17

VALID

18

MCLK

19

D0

20

D1

21

D2

22

D3

23

D4

24

D5

25

D6

26

+3.3V_T2_TU
IF_N_MSTAR
HALF_NIM/EU_NON_T2
R2601
0

NC_3
NC_4
GND_1
ERROR

T2
R2606
0

OPT
C2601
0.1uF
16V

T2
C2614
100pF
50V

T2
C2618
10uF
6.3V

T2
C2617
0.1uF
16V

close to TUNER
FULL_NIM_NON_S
AR3701

VALID

DEMOD_RESET
This was being applied to the only china demod,
so this has to be deleted in both main and ISDB sheet.

+3.3V_TU

T2
C2620
0.1uF
16V

T2
C2616
0.1uF
16V

SYNC

Close to the tuner

+1.23V_TU

T2
L2601
BLM18PG121SN1D

IF_AGC_SEL

IC2603
AP1117E18G-13

+1.8V_TU

INADJ/GND
47

OPT
R2873
200
1%

OUT
FE_TS_ERR

MCLK

FE_TS_SYNC
FE_TS_VAL

AR3701-*1
33
1/16W

FE_TS_CLK

D0
OPT
R2876
0

D1

27

D7

27

28

28
29

SHIELD

SDA

30

+B1[3.3V]

31

SIF
+B2[1.8V]

32

CVBS

33

NC_1
NC_2

34

NC_3

35

+B3[3.3V]
+B4[1.23V]

36

R2872
0

R2632
1

R2

T2_DMOD_CAM
DVB_S

D2

FULL_NIM_NON_S
AR3702

FE_TS_DATA[0-7]
47

FE_TS_DATA[0]

D3

FE_TS_DATA[2]

C2641
0.1uF
16V

Vo=VREF*(1+R2/R1)
AR3702-*1
33
1/16W

FE_TS_DATA[1]

GND

38

37

FULL_NIM_NON_S
AR3703

DVB_S
FULL_NIM

47

FE_TS_DATA[4]

D5

IC2602
TJ4220GDP-ADJ [EP]GND

FE_TS_DATA[5]
AR3703-*1
33
1/16W

FE_TS_DATA[6]

D6

FE_TS_DATA[7]

D7

DVB_S

+1.23V_TU

GND_3

DVB_S
C2608
100pF
50V

S2_RESET

DVB_S
C2611
0.1uF
16V

NC4
DVB_S
C2615
10uF
10V

D4
D5
D7
D8

28
SHIELD

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

ADJ/SENSE

+1.23V_TU

FULL_NIM
R2633
12K
R2
1%

VOUT

NC_2

FULL_NIM
R2634
22K
1%

R1

+1.23V_TU

S2_F22_OUTPUT

DVB_S
R2600
51

DVB_S
R2612
2.2K
LNB_TX

DVB_S
R2613
10

FULL_NIM
C2647
10uF
10V

FULL_NIM
C2645
0.1uF
16V

S2_RESET

+3.3V_S2_DE

S2_SCL
DVB_S
C2619
0.1uF
16V

S2_SDA
LNB

DVB_S
C2624
100pF
50V

DVB_S
22
R2605

GND_4

DVB_S
C2625
0.1uF
16V

DVB_S
R2604 22
DEMOD_SDA
OPT
C2610
18pF
50V

SHIELD

OPT
C2613
18pF
50V

DVB_S_FILTER
R2875-*1
MLB-201209-0120P-N2

+3.3V_TU

+2.5V_TU

Pull-up cant be applied


because of MODEL_OPT_2
Surge protectioin

VIN

DVB_S
C2650
18pF
50V

OPT
C2605
33pF
50V

DVB_S
C2609
33pF
50V

DVB_S
D2600
3.0SMCJ20A(suzhougrande)
20V

DVB_S
R2874
2.2K
1W

OPT
C2627
0.1uF
16V

+3.3V_S2_DE

+3.3V_TU

DVB_S
L2602
BLM18PG121SN1D

+3.3V_Normal

L2606
CIS21J121

VOUT

LNB_OUT
OPT
C2649
18pF
50V

+3.3V_TU

OPT
IC2600
AP2114H-2.5TRG1

close to TUNER
DVB_S_NON_FILTER
R2875
0

D2
D3

VIN3

Vo=0.8*(1+R2/R1)

GND

+B4[3.3V]

D0
D1

EN2

C2635
0.1uF
16V

DVB_S
L2600
BLM18PG121SN1D

+B3[1.23V]

SYNC

MCLK

FULL_NIM
R2629
3.3K

GND_2

ERROR

VALID

C2642
10uF
10V

VREF=1.25V

FE_TS_DATA[3]

D4

DEMOD_SCL
NC_4

LNA2_CTL

R1

NC_1

RESET
SCL

NC_2

13
SHIELD

+B3[3.3V]

THERMAL

12

12

GND

OPT
R2620
1
1/16W
5%

DVB_S
C2632
10uF
10V

C2630
0.1uF
16V
OPT
C2628
10uF
10V

OPT
C2629
0.1uF
16V

DVB_S
C2634
0.1uF
16V

C2643
22uF
10V

C2644
0.1uF
16V

C2646
22uF
10V

C2648
0.1uF
16V

+3.3V_T2_TU
T2
L2603
BLM18PG121SN1D

T2
C2631
10uF
10V

T2
C2633
0.1uF
16V

GP4L_S7LR2
TUNER_EU

2011/12/09
26

DVB-S2 LNB Part Allegro


(Option:LNB)

LNB
D2702
40V
SX34

LNB
ZD1
40V

3A

2A
LNB
C2701
0.01uF
50V

LNB
C2713
1uF
50V

LNB
C2705
68uF
35V

LNB
C2707
68uF
35V

+12V_LNB

LNB
L2700
33UH
SP-7850_33
2.4A

close to Boost pin(#1)

DCDC_GND

LNB
C2712
0.1uF
50V

LNB
C2711
10uF
25V

DCDC_GND

LNB
D2703
MBR230LSFT1G

DCDC_GND and A_GND are connected


DCDC_GND and A_GND are connected in pin#27
PCB_GND and A_GND are connected

close to VIN pin(#25)


DCDC_GND

A_GND

LNB_OUT

Input trace widths should be sized to conduct at least 3A

TCAP

NC_9

BFI

BFO
22

23

LX

VIN

24

NC_8

20

NC_7

19

BFC

18

NC_6

NC_4

TDI

15

NC_3

IRQ

NC_2

SCL

ADD

GND

A_GND

A_GND
R2705
0

+3.3V_Normal
DCDC_GND

A_GND

LNB

A_GND

Max 1.3A
+12V/+15V

+12V_LNB
LNB

C2710

L2701
BLM18PG121SN1D
OPT

27pF

R2702 33
OPT

C2709

27pF

LNB

R2701 33
LNB

0.22uF

LNB
R2704
4.7K

C2708

R2706
0

14

16

13

NC_5

12

17

EXTM

11

LNB

10

TDO

LNB_TX

21

IC2700
A8290SETTR-T

NC_1

A_GND

THERMAL
29

LNB
C2706
22000pF

VCP

SDA

LNB
C2702
0.1uF

25

BOOST

26

A_GND

27

LNB

A_GND

28

A_GND

GNDLX

Ouput trace widths should be sized to conduct at least 2A

VREG

LNB
C2700
0.22uF
25V

LNB
D2700
SX34
40V

[EP]

LNB
C2703
0.1uF
50V

30V

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

DEMOD_SCL

DEMOD_SDA

A_GND

GP4L_S7LR2
DVB_S

2011/11/02
27

SCART / COMPONENT&COMPSIT
COMPONENT2

COMP2_NON_ADC_FILTER
L2807-*1
COMP2_ADC_FILTER_L
0
L2807
CM2012FR10KT
COMP2_Y+/AV_CVBS_IN
OPT
D2814
20V

R2822
75

COMP2_ADC_FILTER
C2829
47pF
50V

COMP2_ADC_FILTER
C2830
47pF
50V

+3.3V_Normal

REAR_AV
R2837
10K

REAR_AV
R2838
1K
AV_CVBS_DET

OPT
D2817
5.6V
COMP2_ADC_FILTER_L
L2806
CM2012FR10KT

[GN]E-LUG

REAR_AV
C2813
0.1uF
16V

COMP2_NON_ADC_FILTER
L2806-*1
0

COMP2_Pb+
6A

OPT
D2812
20V

[GN]O-SPRING
5A

COMP2_ADC_FILTER
R2824
75

COMP2_ADC_FILTER
C2828
47pF
50V

C2827
47pF
50V

[GN]CONTACT
4A

COMP2_NON_ADC_FILTER
COMP2_ADC_FILTER_L
L2805-*1
L2805
0
CM2012FR10KT

[BL]E-LUG-S
7B
[BL]O-SPRING

COMP2_Pr+
COMP2_ADC_FILTER

5B
[RD]E-LUG-S

R2823
75

7C
OPT
D2813
20V

[RD]O-SPRING_1
5C

+3.3V_Normal

COMP2_ADC_FILTER
C2826
47pF
50V

C2825
47pF
50V

R2841
10K

[RD]CONTACT_1

R2842
1K
COMP2_DET

4C

R2832
10K

[WH]O-SPRING

OPT
D2818
5.6V

COMP2_L_IN
OPT
D2815
5.6V

5D
[RD]CONTACT_2

R2825
470K

C2810
1000pF
50V
OPT

R2826
470K

OPT
C2811
1000pF
50V

4E

R2834
12K

[RD]O-SPRING_2
R2831
10K

5E
[RD]E-LUG

COMP2_R_IN
OPT
D2816
5.6V

6E
PPJ234-02
JK2803

R2833
12K

EU_OPT_AUK
IC2800-*1
SN324

OUT1

INV_IN1

FULL SCART / COMPONENT1

14

13

12

11

10

OUT4

INV_IN4

+3.3V_Normal
NON_INV_IN1

R2808
10K

VCC
R2810
1K

NON_INV_IN4

GND

SC1/COMP1_DET
NON_INV_IN2
OPT
D2810
5.6V

COMPONENT1
R2800
0

C2801
0.1uF
16V

IN CASE OF SMALL= 15V


EU_OPT
L2804

EU_OPT
R2809
0
SC1_SOG_IN

EU_OPT
R2828
470

EU_OPT E
Q2800
MMBT3906(NXP)
B

SC1_CVBS_IN
EU_OPT
R2807
75

AV_DET
FIX-TER

22
21

10

20

[GN]C_DET

19

SYNC_OUT
SYNC_GND2
SYNC_GND1

[BL]B

OPT
D2809
20V

16

[WH]L_IN

15

EU_OPT
R2820
390

RGB_GND
14

R_GND

[RD]R_IN

Rg

EU_OPT
R2801
0

D2803
20V

R2806
75

D2B_OUT
[RD]MONO

EU_OPT
R2827
180

12

SC1_R+/COMP1_Pr+
COMP1/SCART_ADC_FILTER
COMP1/SCART_ADC_FILTER
C2832
C2831
47pF
47pF
COMP1/SCSRT_NON_ADC_FILTER
50V
50V
L2808-*1
0
COMP1/SCART_ADC_FILTER_L
L2809
CM2012FR10KT

11
D2B_IN
10

D2804
20V

R2802
75

G_GND
9
ID
8

EU_OPT
R2815
22

EU_OPT
C2819
330pF

+12V/+15V

AUDIO_L_IN
6
B_GND

D2805
20V

R2803
75

COMP1/SCART_ADC_FILTER
C2835
47pF
50V

SC1_B+/COMP1_Pb+
COMP1/SCART_ADC_FILTER
C2836
COMP1/SCSRT_NON_ADC_FILTER
47pF
L2810-*1
50V
0

OUT1
EU_OPT
R2866
33K

OPT
R2865
470K
EU_OPT
R2862
5.6K

IN1EU_OPT
R2868
10K IN1+

EU_OPT
C2823
33pF

SCART1_Lout
EU_OPT
C2817
0.1uF
50V

VCC
EU_OPT
R2863
5.6K
EU_OPT
R2867
33K

EU_OPT
R2858
220K

IN2-

EU_OPT
C2824
33pF

EU_OPT
R2860
2.2K

EU_OPT
R2814
15K

OUT3

EU_OPT
R2869
10K
OUT2

14

13

12

11

10

OUT4

IN4-

IN4+

GND

IN3+

IN3-

OUT3

DTV/MNT_R_OUT

SC1_ID
OPT
D2811
20V

IN2+

SCART1_Rout
EU_OPT
C2820
330pF

SC1_G+/COMP1_Y+
COMP1/SCART_ADC_FILTER
C2834
COMP1/SCSRT_NON_ADC_FILTER
47pF
L2809-*1
50V
0
COMP1/SCART_ADC_FILTER_L
L2810
CM2012FR10KT

EU_OPT
C2821
10uF
16V

EU_OPT
R2857
220K

SC1_FB
EU_OPT
R2811
75

COMP1/SCART_ADC_FILTER
C2833
47pF
50V

B_OUT
7

EU_OPT
R2861
2.2K
DTV/MNT_L_OUT

EU_OPT
R2830
15K

G_OUT

PPJ-230-01

INV_IN3

EU_OPT_BCD
IC2800
AS324MTR-E1
CLOSE TO MSTAR

Gain=1+Rf/Rg

13

OUT2

DTV/MNT_VOUT

R_OUT

INV_IN2

EU_OPT
C2815
0.1uF
50V

EU_OPT
R2829
47K
EU_OPT
C2812
47uF
25V

COMP1/SCART_ADC_FILTER_L
L2808
CM2012FR10KT

RGB_IO
[RD]R

EU_OPT
C2809
100uF
16V

EU_OPT
Q2801
EU_OPT MMBT3904(NXP)
C
R2821
390
B

Rf

17

JK2800
COMPONENT1

OPT
D2802
20V

18

EU_OPT
R2816
75

SYNC_IN
[GN]G

13

OPT
C2802
220pF
50V

OPT
D2801
20V

COM_GND

[GN]GND

11

EU_OPT
C2800
47pF
50V

EU_OPT
C2814
0.1uF
50V

NON_INV_IN3

+12V/+15V

EU_OPT
C2822
10uF
16V

EU_OPT
R2817
3.9K

OPT
R2864
470K

AUDIO_GND
4

L2803
120-ohm

AUDIO_L_OUT
3

R2812
10K

AUDIO_R_IN
2
AUDIO_R_OUT
1

SC1/COMP1_L_IN
NON_EU
D2806
5.6V

R2804
470K

C2805
330pF
50V

R2818
12K

[SCART AUDIO MUTE]


+3.5V_ST

EU_OPT
JK2801
PSC008-01

L2802
120-ohm

R2813
10K

DTV/MNT_L_OUT
SC1/COMP1_R_IN

NON_EU
D2808
5.6V

C2806
330pF
50V

R2805
470K

EU_OPT
Q2802
MMBT3904(NXP)

R2819
12K

EU_OPT
R2839
2K

EU_OPT
R2844
10K
EU_OPT
Q2804
MMBT3906(NXP)
SCART1_MUTE

EU_OPT
L2800
BLM18PG121SN1D

DTV/MNT_R_OUT
DTV/MNT_L_OUT

OPT
D2807
5.6V

EU_OPT
C2803
1000pF
50V

EU_OPT
C2807
4700pF

EU_OPT
C2804
1000pF
50V

EU_OPT
C2808
4700pF

EU_OPT
Q2803
MMBT3904(NXP)

EU_OPT
R2840
2K

1
2

EU_OPT
C2816
0.1uF

EU_OPT
L2801
BLM18PG121SN1D
DTV/MNT_R_OUT
OPT
D2800
5.6V

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

GP4L_S7LR2
REAR_JACK_EU

2011/08/13
28

AUDIO AMP(STA380BWE)

+24V_AMP

+24V

C3403
0.1uF
16V

13 NC_1

14 NC_2

15 NC_3

16 NC_4

17 NC_5

18 NC_6

19 NC_7

20 NC_8

L3402
10.0uH
21 NC_9

C3402
0.1uF
50V

C3400
0.1uF
50V

22 NC_10

+3.3V_AMP

23 NC_11

24 NC_12

L3400
CIS21J121

NC_13 25

12 GND_REG

NC_14 26

11 VDD_REG

NC_15 27

10 OUT1A

VDDDIG1 28

9 GND1

GNDDIG1 29

8 VCC1

IC3400
STA380BW

FFX3B 31
+3.3V_AMP

EAPD/FFX4A 32
C3404
2.2uF
10V

BLM18PG121SN1D

5 VCC2
3 OUT2B

49

AGNDPLL 35

2 VSS_REG
1 VCC_REG

NON_LIPS
R3412
10K

C3425
1000pF
50V

C3422
0.22uF
50V

C3426
1000pF
50V

C3423
0.22uF
50V

C3427
1000pF
50V

SPEAKER_L

SPK_L-

R3409
43

[EP]

48
VDDDIG2

47
GNDDIG2

46
TESTMODE

45
SA

44
SCL

43
SDA

42
INTLINE

41
PWDN

40
RESET

39

38

C3408
0.1uF
16V

C3414
330pF
50V
R3410
43

C3419
0.22uF
50V
L3405
10.0uH

SPK_R+

SPEAKER_R

SPK_R-

+3.3V_AMP
+24V_AMP

AUD_LRCK

NON_LIPS
R3402
100

C3407
0.1uF
16V

NON_LIPS
Q3400
MMBT3904(NXP)
E

LIPS
R3411
0

C3411
0.1uF
50V

C3412
1uF
50V

C3415
1uF
50V

C3416
0.1uF
50V

C3417
10uF
35V

AMP_RESET

C
B

AMP_MUTE

C3401 AMP_SDA
1000pF
AMP_SCL
50V

R3403

R3404

0
OPT
C3405
33pF
50V

OPT
C3406
33pF
50V

P3400
WAFER-ANGLE

SPK_L+

POWER_DET
SPK_L-

SPK_R+

SPK_R-

THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.

C3421
0.22uF
50V

SPK_L+

AUD_LRCH

NON_LIPS
R3401
10K

NON_LIPS
R3400
10K

SDI

37
AUD_SCK

LRCKI

BICKI

AUD_MASTER_CLK

L3403
10.0uH

C3424
1000pF
50V

L3404
10.0uH

4 GND2

VREGFILT 34
MCLK 36

+3.5V_ST

C3413
330pF
50V

C3420
0.22uF
50V

6 OUT2A

TWARNEXT/FFX4B 33
THERMAL

L3401

C3409
0.1uF
16V

C3418
0.22uF
50V

7 OUT1B

FFX3A 30
+3.3V_Normal

R3408
43

R3407
43

GP4L_S7LR2
AMP_STA380BWE

2011/11/16
34

You might also like