You are on page 1of 2

1.

Access time is faster for


(A)ROM
(B) SRAM
( C) DRAM
(D)EPROM
Ans-B
2. In 8255 , under the I/O mode of operation we have how many modes ?
(A) 3
(B)2
(C) 4
(D)1
Ans-B
3. Under which mode of 8255 , it will have following features ?
1) a 5 bit control port is available
2) 3 I/O lines are available at port C.
(A) mode 2
(B) mode 0
(C)mode1
(D) mode 3
Ans-A
4. For the most static RAM the write pulse width should be at least
(A) 10 ns
(B) 60 ns
(C) 300ns
(D) 80 ns
Ans-B

5. BURST refresh in DRAM is also called as


(A)connected refresh
(B)distributed refresh
(C)hidden refresh
(D)none
Ans-A
6. For most static RAM the maximum access time is about
(A)1ns
(B)10ns
(C)0100ns
(D)1000ns
Ans-C

You might also like