You are on page 1of 3

Circuit Breaker Fail

Contents 1 INTRODUCTION ....................................................................................................................................2 2 RELAY SETTINGS ................................................................................................................................3

Circuit Breaker Fail


1 INTRODUCTION

The purpose of circuit breaker fail protection is to respond to the situation of a stuck circuit breaker which fails to clear the fault current for which the protection system has issued a trip signal. General causes of this failure are due to the electro-mechanical assembly and complexity of modern circuit breakers which employ hydraulic, pneumatic and mechanical operation. Circuit breaker fail protection is initiated from the Ohmega protection trip signal and also from a status input driven by an external protection. The Ohmega also includes a blocking feature initiated by a status input. The protection is aimed at high voltage plant protection systems giving high-speed operation and system security to minimize faults remaining uncleared. The relay continuously monitors the line currents from which the duration of any fault current can be determined. The Circuit Breaker Fail protection provides two time delays; a re-trip trip signal for retripping the failed circuit breaker; and a backtrip signal used to trip another breaker(s) in the system providing total fault protection. The re-trip output provides the opportunity to re-energise the failed circuit breaker trip coil through separate trip circuits. The time delay OFF setting removes the led indication and disables that function. Trip decisions made at the end of either of the circuit breaker fail time delays, depending upon phase overcurrent elements which indicate whether the circuit breaker has failed to trip. The circuit breaker fail logic corresponds to the conventional relay scheme where timers for re-trip and backtrip are initiated by the trip output or external input. The timer will drop off if the initiation stimulus is removed. At the end of the time periods the current is checked. Both the auxiliary and the characteristic energising quantities are required throughout the time delay period for an output signal to be given. If either of these signals disappear before the completion of the time delay, the function will reset preventing an output. This logic determines that marginal fault conditions could remain on the system if a breaker failed to trip. Specific applications should be reviewed to establish the required settings to provide system security. The circuit breaker fail algorithm enables high speed and consistent operation; and high speed reset with minimal time delay overshoot avoids unnecessary trip decisions. Each phase current is continuously processed over a rolling cycle of samples and the rms content determined. The resultant current level is used to determine trip logic to the circuit breaker fail algorithm. Each phase overcurrent detection is identical.

Circuit Breaker Fail


2 RELAY SETTINGS

CBF- Allows the CBF function to be enabled or disabled CBF Setting (0.05-2, 0.2xIn) basic overcurrent setting used as check that line is live. CBF ReTrip Delay (0-60000, 80ms) This time delay applies after trip initiation until the CBF ReTrip output is activated CBF BackTrip Delay (0-60000, 120ms) This time delay applies after trip initiation until the CBF BackTrip output is activated Status Inputs CBF External Trip allows allocation of a status input(s) to this function. CBF Inhibit - allows allocation of a status input(s) to this function.

[05 01 Rev 1]

Page 3 of 3

You might also like