You are on page 1of 4

National Institute of Technology, Rourkela

Autum Examination, 2005


B.Tech, 6th Semester
Dept. Of Electronics & Communication Eng. (EC)
Sub: Microprocessor-I
Full Marks: 50
Duration of Examination: 3hrs
Instruction:-
1. Answer to Question.1 and any 3 from remaining questions.
2. Answer to questions of a group should be completed in single continuous space.
3. Figures in right hand side indicate mark.

1. Answer Briefly (Answer to point not exceeding 100 words) 20


(a) Compare the index register organization of 8086 through Pentium4 processors.
(b) Show the process of generation of control signals in maximum mode operation of
8086.
(c) Write an instruction which when executed will mask off all but bit 7 of the
contents of the data register. Justify your answer?
(d) Discuss the Flag register organization in 8086/ 8088 microprocessor.
(e) Differentiate memory mapped I/O and I/O mapped I/O. In each case
provide the instructions with which I/O devices can be accessed.
(f) A word is to be read starting at the memory address 12345H. How many bus
cycles will be required for 8086 MPU. Calculate actual time required if 2wait cycles
are introduced in each bus cycle. Assume appropriate values if necessary
(g) List the registers whose contents change during an intra-segment jump
and inter-segment jump?
(h) Draw the interface signals for connecting 8254 chip to 8088MPU.
(i) List 4 signals each that are specific for minimum mode and maximum mode
operation for 8086 microprocessor. Also list the function of these signals.
(j) Show a process by which 8086 processor can handle more than 2MB of
memory.
(k) List the memory address for storing the CS and IP values for ISR corresponding
to Vector Interrupt 12710.
(l) 8088 is connected with 82C59A connected to 8 interrupt devices. Show the
content of ICW 2 if the interrupt type number should range from A8H to AFH.

2. (a) What is the purpose of software model for a microprocessor? Draw and 6
explain the software model of the 8086 microprocessor.
(b) Show the operation of Based Index addressing mode using the instruction 4
MOV AL, [BX][SI]+1200H. Assume IP=0000H, CS=0200H, DS=0300H,
BX=2000H and SI=3000H. Find the source address, and draw the software
architecture before and after executing the instruction to illustrate the
operation.

3. (a) Name a method that can be used to synchronize the input or output 5
information to a peripheral device. Draw its flowchart.
(b) Show the process of interfacing 8255 PPI with 8086/8088 MPU. Select 5
the MPU of your choice. Determine the control word, for Port-A and upper
nibble of Port-C are used as output and Port-B and lower nibble of Port-C are
used as input.

4. (a) Show how a word of data can be written to memory address starting at 5
1000AH for 8086 MPU. Show how it would differ if the same data is to be

Page 1 of 4
written to 10009H memory location.
(b) Show a scheme to interface 1KB of RAM to 8088MPU in minimum mode. 5

5. An 8088 based system is implemented to count the number of persons 10


entering a film hall. A sensor at the entrance sends a high pulse for 1ms
when a person crosses the door. The count of number of persons is stored in
a memory location with address 80000H. Show in details how this system
can be designed if the sensor sends an interrupt to the MPU through 8259.
The 8259 is used in edge sensitive mode. The interrupt is given vector
address 65H. The 8259 is connected to the IO address with A15-
A3=1010101010000, A2 is connected to A0 of 8259. Show the interfacing
details, the memory organization, flow chart for main program and ISR. Write
the suitable main program and the ISR for the purpose.

Data Sheet Information

8255 Control word Format

Page 2 of 4
82C59A ICW and OCW formats.

Page 3 of 4
Page 4 of 4

You might also like