Professional Documents
Culture Documents
Dc input modules can either be sources or sinks for dc current. This depends on the the transistor used in the input card and the polarity of the dc supply Sinking
NPN sinking current to ground Sourcing equivalent circuit PNP switch sources current switch sinks load current
et438b-9.ppt
et438b-9.ppt
Field I/O device is considered load. Must provide sources of potential for I/O I/O points mapped to memory by PLC software Users must specifiy address when programming Determined by I/O hardware addressing
et438b-9.ppt
RAM Holds user programs and data files I/O maps, programs battery back-up
File ID number
0 1 2 3 4 5 6 7 8 9
Output Image Input Image Status Bit Timer Counter Control Integer Reserved Network Comm. User defined
10-255
et438b-9.ppt 5
AB SLC 500 Data File Identifiers File type Output status Input status Process status Bit file Timer Counter Control Integer Float-pt Interface File ID O I S B T C R N F File Number 0 1 2 3 4 5 6 7 8 9
addr.
Address depends on slot location of the Output card and number of points
et438b-9.ppt 6
PLC has an 16 ouput card in slot 2 a 8 output card in slot 5, a 16 output card in slot 6 and a 8 output card in slot 7 Each card assigned a word, unused bits are not addressable
et438b-9.ppt
File 3 - The Bit File Bit files used to represent control relays that were used in electromechanical systems
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 addr. B3:0 1 0 B3:1 B3:2 B3:3
B3:1/9
et438b-9.ppt 8
B3:2/8
EN - timer enabled bit TT - timer timing bit DN - timer done bit Data Structure is the same for on-delay and off-delay timers
et438b-9.ppt
General form
Tf:e.s/b
bit
Examples
sub-element
T4:0/15 = C5:0/EN
T4:1.ACC or C5:1.2 accumulated value of counter T4:5/DN timer 5 done bit T4:5.ACC/1 bit one of accumulated value of timer 5 T4:2/TT timer timing bit for counter 2 T20:2.PRE preset of a timer defined in a user defined file area
et438b-9.ppt 10
CU - counter up enabled bit CD - counter down enabled bit DN - counter done bit OV - counter overflow bit UN - counter underflow bit UA - update accumulated value (only certain models) PRE - preset value ACC -acculumulated value
et438b-9.ppt 11
General form
Cf:e.s/b
bit
element
sub-element
C5:0/15 = C5:0/CU
C5:1.ACC or C5:1.2 accumulated value of counter C5:5/DN counter 5 done bit C5:5.ACC/1 bit one of accumulated value of counter 5 C5:2/CD count down enable bit for counter 2 C20:2.PRE preset of a counter defined in a user defined file area
et438b-9.ppt 12
N7:0/8
N7:10/7
File 8 - Float-point number data. numbers stored in scientific notation in memory locations similar to integer data. Only available on certain models
et438b-9.ppt
13
Boolean Equation ((1PB 2CR) + 3LS) 4CR 5CR = SOL A Could program PLC in verbose language or use ladder logic symbols. Ladder logic used to reduce training of maintenance personnel
et438b-9.ppt 14
Logic of XIC
Input bit = 1 Evaluates TRUE pass logical continuity Evaluates FALSE block logical continuity
Input bit = 0
Logic of XIO
Input bit = 1 Evaluates FALSE block logical continuity Evaluates TRUE pass logical continuity
Input bit = 0
et438b-9.ppt 15
Output Instructions
Output Energize (OTE) Instruction becomes true when all instructions to rung become true Output latch and Output unlatch Output latch become TRUE when input rung instructions become TRUE remains TRUE after rung becomes FALSE Ouput unlatch is used to reset the ouput latch instruction One Shot Instruction Input that allows an event to occur only once during a program scan Instruction only responds to rising hardware input signal
OSR
Rung Examples
What is the condition of the output instruction (T/F) I:0 O:2
0 1746-IA8
15 14 13 12 11 10 9 8 7 6 5 4
1 1746-OB16
3 2 1 0
addr.
Input image table shows a 0 bit, so XIC evalues to a FALSE rung is FALSE so OTE is FALSE This gives 0 in output image
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 addr. O:0 0 O:2 O:4
et438b-9.ppt
17