You are on page 1of 4

University of Central Punjab Faculty of Engineering

Assignment 3 Logic Design and Switching Theory Name: _____________________ Registration Number: ___________________ Instructions:
1. Attempt all questions. 2. Write your answer showing all steps required to perform the task. 3. Answers without all steps will be considered incorrect. 4. There are total 9 questions. 5. Assignment should be submitted on A4 sheets. 6. Due Date for Assignment is June 15, 2013 Till 5:00 PM. 7. Late submission will result in 25% deduction in marks.

Question 1
Solve problem 5.16, 5.18, 5.19 of the textbook.

Question 2
Design a circuit that transition s between states in Gray-code order (000,001,011,010,110,111,101,100,) using J-K flip-flops. (Design both synchronous and ripple counter)

Question 3
a) Design a counter with the following repeated binary sequence: 0, 1, 2, 3, 4, 5, 6 using JK flip-flops. b) Design a counter with the following repeated binary sequence: 0, 2, 4, 6, 8 using D flipflops.

Question 4
Show that a Johnson counter with n flipflops produces a sequence of 2n states. List the 10 states produced with five flipflops and the Boolean te rms of each of the 10 AND gate outputs.

Question 5
Design a sequential circuit specified by the state diagram below using T flip-flops

Question 6
Design a sequential circuit specified by the state diagram below using JK flip-flops.

Question 7
Design a 3-bit Universal Shift Register using AND, OR, NOT, NAND or NOR gates and D Flipflops that implements the following functions:

The shift register has top and bottom D inputs and Q outputs, as well as right and left shift-in inputs and shift-out outputs.

Question 8
a) Design a timing circuit that provides an output signal that stays on for exactly eight clock cycles. A start signal sends the output to the 1 state and after eight clock cycles the signal returns to the 0 state. b) A binary ripple counter uses FFs that trigger on the positive-edge of the clock. What will be the count if (a) the normal outputs of the FFs are connected to the clock and (b) the complement outputs are connected to the clock?

Question 9
a) The contents of a 4-bit register are initially 1101. The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift? b) A sequential circuit with two D flip-flops, A and B, two inputs, x and y, and one output z, is specified by the next state and output equations:

Z= B i. Draw the state diagram. ii. Tabulate the state transition table. iii. Draw the timing diagram. c) A sequential circuit has two JK flip-flops A and B and one input x. The circuit is described by the following input equations:

i. ii. iii. iv.

Drive the state equation A (t+1) and B (t+1). Draw state diagram. Tabulate the state transition table. Draw the timing diagram.

You might also like