// EE457 RTL Exercises // min_max_finder_part3_M2.

v (Part 3 method 2 has 3 state transitions divergent from CMnF and CMxF as compared to 2 transitions in method 1) // Written by Gandhi Puvvada // June 4, 2010, // Given an array of 16 unsigned 8-bit numbers, we need to find the maximum and the minimum number `timescale 1 ns / 100 ps module min_max_finder_part3_M2 (Max, Min, Start, Clk, Reset, Qi, Ql, Qcmx, Qcmnf, Qcmn, Qcmxf, Qd) ; input Start, Clk, Reset; output [7:0] Max, Min; output Qi, Ql, Qcmx, Qcmnf, Qcmn, Qcmxf, Qd; reg [7:0] M [0:15]; reg reg reg reg [6:0] [7:0] [7:0] [3:0] state; Max; Min; I;

localparam INI = 7'b0000001, // "Initial" state LOAD = 7'b0000010, // "Load Max and Min with 1st Element" state CMx = 7'b0000100, // "Compare each number with Max and Update Max if needed" s tate CMnF = 7'b0001000, // "Compare with Min. for the first time after a sequence of comparisons in the CMx" state CMn = 7'b0010000, // "Compare each number with Min and Update Min if needed" s tate CMxF = 7'b0100000, // "Comparing with Max. for the first time after a sequence of comparisons in the CMn" state DONE = 7'b1000000; // "Done finding Min and Max" state assign {Qd, Qcmxf, Qcmn, Qcmnf, Qcmx, Ql, Qi} = state; always @(posedge Clk, posedge Reset) begin : CU_n_DU if (Reset) begin state <= INI; I <= 4'bXXXX; // to avoid recirculating mux controlled by Reset Max <= 8'bXXXXXXXX; Min <= 8'bXXXXXXXX; end else begin case (state) INI : begin // state transitions in the control unit if (Start) state <= LOAD;

// RTL operations in the Data Path I <= 0; end LOAD : begin // RTL operations in the Data Path Max <= M[I]; // Load M[I] into Max Min <= M[I]; // Load M[I] into Min I <= I + 1; // Increment I // state transitions in the control unit state <= CMx; // Transit unconditionally to the CMx s tate end CMx : begin if (M[I]>=Max) begin Max<=M[I]; I<=I+1; end else state<=CMnF; if ((I==15) && (M[I]>=Max)) begin state<=DONE; end // else //state<=CMnF; // state transitions in the control unit end CMnF : begin // // RTL operations in the Data Path if (M[I]<Min) begin Min<=M[I]; I<=I+1; state<=CMn; end else if(M[I]==Min) begin I<=I+1; state<=CMn; end else begin state<=CMx; I<=I+1; end if (I==15) begin state<=DONE; end

/*

else if ((I!=15) && (M[I]<Min)) begin end state<=CMn; */

// state transitions in the control unit end CMn : begin if (M[I]<Min) begin Min<=M[I]; I<=I+1; end else if(M[I]==Min) begin I<=I+1; state<=CMxF; end else begin state<=CMxF; end if ((I==15) && (M[I]<Min)) begin state <= DONE; end // else // state<=CMxF; // state transitions in the control unit end CMxF : begin // RTL operations in the Data Path /*if(M[I] < Max) begin state <= CMn; end if (M[I] >= Max) begin Max<=M[I]; end I<=I+1; if (I==15) begin state <= DONE; end else begin state <= CMx; end */ // RTL operations in the Data Path

if (M[I]>=Max) begin Max<=M[I]; I<=I+1; state<=CMx; end else begin state<=CMn; I<=I+1; end if (I==15) begin state<=DONE; end // state transitions in the control unit end DONE : begin // state transitions in the control unit state <= INI; // Transit to INI state unconditionally end endcase end end endmodule