Professional Documents
Culture Documents
APPLICATION NOTE
This paper describes in detail the principle of operation of the MC34063 and A78S40 switching regulator subsystems. Several
converter design examples and numerous applications circuits with test data are included.
INTRODUCTION
The MC34063 and A78S40 are monolithic switching
regulator subsystems intended for use as dc to dc converters.
These devices represent a significant advancement in the
ease of implementing highly efficient and yet simple
switching power supplies. The use of switching regulators
is becoming more pronounced over that of linear regulators
because the size reductions in new equipment designs
require greater conversion efficiency. Another major
advantage of the switching regulator is that it has increased
application flexibility of output voltage. The output can be
less than, greater than, or of opposite polarity to that of the
input voltage.
control signal will go low and turn off the gate, terminating
any further switching of the seriespass element. The output
voltage will eventually decrease to below nominal due to the
presence of an external load, and will initiate the switching
process again. The increase in conversion efficiency is
primarily due to the operation of the seriespass element
only in the saturated or cutoff state. The voltage drop across
the element, when saturated, is small as is the dissipation.
When in cutoff, the current through the element and likewise
the power dissipation are also small. There are other
variations of switching control. The most common are the
fixed frequency pulse width modulator and the fixed
ontime variable offtime types, where the onoff
switching is uninterrupted and regulation is achieved by
duty cycle control. Generally speaking, the example given
in Figure 1b does apply to MC34063 and A78S40.
PRINCIPLE OF OPERATION
In order to understand the difference in operation between
linear and switching regulators we must compare the block
diagrams of the two stepdown regulators shown in Figure
1. The linear regulator consists of a stable reference, a high
gain error amplifier, and a variable resistance seriespass
element. The error amplifier monitors the output voltage
level, compares it to the reference and generates a linear
control signal that varies between two extremes, saturation
and cutoff. This signal is used to vary the resistance of the
seriespass element in a corrective fashion in order to
maintain a constant output voltage under varying input
voltage and output load conditions.
The switching regulator consists of a stable reference and
a high gain error amplifier identical to that of the linear
regulator. This system differs in that a free running oscillator
and a gated latch have been added. The error amplifier again
monitors the output voltage, compares it to the reference
level and generates a control signal. If the output voltage is
below nominal, the control signal will go to a high state and
turn on the gate, thus allowing the oscillator clock pulses to
drive the seriespass element alternately from cutoff to
saturation. This will continue until the output voltage is
pumped up slightly above its nominal value. At this time, the
Vin
Vout
+
Linear Control
Signal
Ref
Voltage
Error
Amp
a. Linear Regulator
Vin
Vout
Gated
Latch
Error
Amp
+
Ref
Voltage
Digital
Control Signal
OSC
b. Switching Regulator
AN920/D
GENERAL DESCRIPTION
The MC34063 series is a monolithic control circuit
containing all the active functions required for dc to dc
converters. This device contains an internal temperature
compensated reference, comparator, controlled duty cycle
oscillator with an active peak current limit circuit, driver,
and a high current output switch. This series was specifically
designed to be incorporated in stepup, stepdown and
voltageinverting converter applications. These functions
are contained in an 8pin dual inline package shown in
Figure 2a.
The A78S40 is identical to the MC34063 with the
addition of an onboard power catch diode, and an
uncommitted operational amplifier. This device is in a
16pin dual inline package which allows the reference and
the noninverting input of the comparator to be pinned out.
These additional features greatly enhance the flexibility of
this part and allow the implementation of more sophisticated
applications. These may include seriespass regulation of
the main output or of a derived second output voltage, a
tracking regulator configuration or even a second switching
regulator.
Latch
S
Timing
Capacitor
Q1
170
Ipk
7
Sense
OSC
Switch
Emitter
Q2
Ipk
Switch
Collector
CT
VCC 6
1.25 V
Reference
Regulator
Comp
Comparator
Inverting 5
Input
4 Ground
VCC
Ipk Sense
Driver
Collector
Switch
Collector
10
Timing
Capacitor
Inverting
Input
FUNCTIONAL DESCRIPTION
The oscillator is composed of a current source and sink
which charges and discharges the external timing capacitor
CT between an upper and lower preset threshold. The typical
charge and discharge currents are 35 A and 200 A
respectively, yielding about a one to six ratio. Thus the
rampup period is six times longer than that of the
rampdown as shown in Figure 3. The upper threshold is
equal to the internal reference voltage of 1.25 V and the
lower is approximately equal to 0.75 V. The oscillator runs
continuously at a rate controlled by the selected value of CT.
During the rampup portion of the cycle, a Logic 1 is
present at the A input of the AND gate. If the output
voltage of the switching regulator is below nominal, a Logic
1 will also be present at the B input. This condition will
set the latch and cause the Q output to go to a Logic 1,
enabling the driver and output switch to conduct. When the
oscillator reaches its upper threshold, CT will start to
discharge and Logic 0 will be present at the A input of
the AND gate. This logic level is also connected to an
inverter whose output presents a Logic 1 to the reset input
of the latch. This condition will cause Q to go low,
disabling the driver and output switch. A logic truth table of
these functional blocks is shown in Figure 4.
The output of the comparator can set the latch only during
the rampup of CT and can initiate a partial or full oncycle
of output switch conduction. Once the comparator has set
the latch, it cannot reset it. The latch will remain set until CT
begins ramping down. Thus the comparator can initiate
output switch conduction, but cannot terminate it and the
latch is always reset when CT begins ramping down. The
comparators output will be at a Logic 0 when the output
voltage of the switching regulator is above nominal. Under
12
GND
Noninverting
Input
a. MC34063
13
14
15
16
11
GND
CT
Latch
Ipk
OSC
B
Comp
+
1.25 V
Ref
R
170
Op
Amp
D1
3
Diode
Anode
Diode
Cathode
Noninverting
Input
Switch
Emitter
Inverting
Input
4
Output
VCC
Op Amp
Ref
Output
b. mA78S40
t
Discharge
http://onsemi.com
2
AN920/D
Active Condition of
Timing Capacitor, CT
Latch Inputs
Output
Switch
Begins RampUp
Begins RampDown
Ramping Down
Ramping Down
Ramping Up
Ramping Up
Begins RampUp
Begins RampDown
1
Comparator Output
0
Timing Capacitor, CT
On
Output Switch
Off
Quiescent Operation
http://onsemi.com
3
AN920/D
30
Ichg, Charging Current (mA)
TA = 25C
10
Q1
+Vin
+Vout
VCC = 40 V
MC34063
A78S40
VCC = 5 V
3.0
D1
Co
RL
1.0
a. StepDown Vout 3 Vin
0.3
L
0.1
Ichg = Idischg
+Vin
+Vout
D1
0.03 0
0.2
0.4
0.6
0.8
VCLS, CurrentLimit Sense Voltage (V)
MC34063
A78S40
1.0
Q1
Co
RL
Q1
+Vin
Vout
D1
A78S40
Co
RL
http://onsemi.com
4
AN920/D
value. The output voltage across capacitor Co will
eventually decay below nominal because it is the only
component supply current into the external load RL. This
voltage deficiency is monitored by the switching control
circuit and causes it to drive Q1 into saturation. The inductor
current will start to flow from Vin through Q1 and, Co in
parallel with RL, and rise at a rate of I/T = V/L. The
voltage across the inductor is equal to Vin Vsat Vout and
the peak current at any instant is:
IL +
V * Vsat * Vout
Lmin + in
ton
Ipk(switch)
VoutL) VF t
Vripple(pp) +
where i t +
i t dt )
1
I t
2 pk
ton2
and i t +
C1o
t2
i t dt
t1
1
I t
2 pk
toff2
Ipk t2 t1
Ipk t2 t2
+ 1
) 1
ton 2 0
Co
Co toff 2 t1
toff
ton
And t1 +
and t2 * t1 +
2
2
IL(pk)(ton ) toff)
+ Iout (ton ) toff)
2
NIL(pk) + 2 Iout
CT + Ichg(min) Dt
DV
t
106 on
0.5
+ 4.0
t1
t
Vout ) VF
N on +
Vin * Vsat * Vout
toff
+ 20
C1o
105 ton
V
Vripple(pp)min + out (1.5
Vref
http://onsemi.com
5
103)
AN920/D
Voltage Across
Switch Q1
VCE
Voltage Across
Diode D1
VKA
Vin + VF
Vin
Vsat
0
Vin
Vin Vsat
0
VF
Ipk
Switch Q1
Current
Iin = IC(AVG)
0
Ipk
Diode D1
Current
ID(AVG)
0
Inductor
Current
Ipk
Iout = Ipk/2 = IC(AVG) + ID(AVG)
0
Capacitor Co
Ripple Voltage
Vout + Vpk
Vout
1/2 Ipk/2
toff/2
Ipk/2
Q+
ton/2
Capacitor Co
Current
+Ipk/2
Vripple(pp)
Vout Vpk
t0 t1
t2
5.0 ) 0.8
21.6 * 0.8 * 5.0
+ 0.37
ton(max) ) toff + 1
fmin
+
1
50
103
+ 20 ms per cycle
http://onsemi.com
6
AN920/D
The equation is:
toff +
ton(max) ) toff
ton
)1
t
off
20 106
0.37 ) 1
CT + 4.0
+ 14.6 ms
105 ton
+ 4.0
105 (5.4
106)
+ 216 pF
+ 5.4 ms
Vin = 24 V
47
R2
R1
Rsc
36 k
12 k
2.7
CT
220 pF
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
1N5819
853 H
Vout
5 V/50 mA
L
Co
27
Test
Conditions
Results
Line Regulation
Vin = 18 to 30 V, Iout = 50 mA
= 16 mV or 0.16%
Load Regulation
Vin = 24 V, Iout = 25 to 50 mA
= 28 mV or 0.28%
Output Ripple
Vin = 24 V, RL = 0.1
Vin = 24 V, Iout = 50 mA
45.3%
Vin = 24 V, Iout = 50 mA
72.6%
24 mVpp
105 mA
http://onsemi.com
7
AN920/D
9. The nominal output voltage is programmed by the
R1, R2 resistor divider. The output voltage is:
+ 100 mA
R1 +
106
R2 + R1
R2 + 12
+ 36 k
106
0.33
Ipk(switch)
115
0.33
103
Vout + Vin
8 (25
5.0
1.25 * 1
Co +
103
+ 115 mA
Vout * 1
1.25
1.25
106
+ 12, 500 W
Rsc +
100
+ 853 mH
Ipk(switch) +
Vout + 1.25 R2 ) 1
R1
103)
106)
103)
+ 10 mF
IL +
Vin * Vsat t
L
http://onsemi.com
8
AN920/D
Voltage Across
Switch Q1
VCE
Diode D1 Voltage
VKA
Vout + VF
Vin
Vsat
0
Vout Vsat
0
VF
Ipk
Switch Q1
Current
0
Ipk
Diode D1
Current
Iout
0
Ipk
Inductor
Current
Iin = IL(AVG)
0
Ipk Iout
Capacitor Co
Current
1/2(Ipk Iout)
Q+
0
Iout
Capacitor Co
Ripple Voltage
toff
t1
Vout + Vpk
ton
Vripple(pp)
Vout
Vout Vpk
Vout ) VF * Vin t
L
t
IL(pk) + 2 Iout on ) 1
toff
Vin * Vsat
V
) VF * Vin
ton + out
toff
L
L
t
V
) VF * Vin
N on + out
Vin * Vsat
toff
Vin * Vsat
Lmin +
t
Ipk(switch) on(max)
http://onsemi.com
9
AN920/D
Ipk * Iout
Ipk
+
t1
toff
ton(max) ) toff + 1
fmin
Ipk * Iout
Nt1 +
toff
Ipk
Ipk * Iout t
t1
20 106
toff +
3.42 ) 1
C1o
t1
Ipk * Iout
t dt
t1
+ 4.5 ms
ton + 20 ms * 4.5 ms
Ipk * Iout t2 t1
+ 1
2 0
t1
Co
+ 15.5 ms
(Ipk * Iout)
+ 1
t1
2
Co
CT + 4.0
+ 4.0
105 ton
105 (15.5
106)
+ 620 pF
103
+ 20 ms per cycle
1
50
t
Ipk(switch) + 2 Iout on ) 1
toff
+ 2 (50
out
ICo ton
103) (3.42 ) 1)
+ 442 mA
I
A + (toff * t1) out
2
Lmin +
106
+ 226 mH
Vout ) VF * Vin(min)
ton
+
Vin(min) * Vsat
toff
9.0 0.3
226 *106 15.5
+ 597 mA
Rsc +
+ 28 ) 0.8 * 6.75
6.75 * 0.3
+ 3.42
0.33
Ipk(switch)
597
0.33
103
http://onsemi.com
10
106
AN920/D
Note that current limiting in this basic stepup
configuration will only protect the switch transistor
from overcurrent due to inductor saturation. If the
output is severely overloaded or shorted, D1, L, or
Rsc may be destroyed since they form a direct path
from Vin to Vout. Protection may be achieved by
current limiting Vin or replacing the inductor with
1:1 turns ratio transformer.
8. An approximate value for an ideal output filter
capacitor is:
Co [
[
140
103
15.5
103
103
+ 33.6 mV
Iout
t
Vripple(pp) on
50
103
V
Eripple(pp) + out 1.5
Vref
106
I
103 ) out ton ) Ipk ESR
Co
[ 5.5 mF
+ 107 mV
Vin = 9 V
47
226 H
R2
R1
Rsc
47 k
2.2 k
0.5
CT
620 pF
10
11
GND
CT
240
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
1N5819
*
Co
27
Test
Conditions
Vout
5 V/50 mA
Results
Line Regulation
= 120 mV or 0.21%
Load Regulation
= 50 mV or 0.09%
Output Ripple
90 mVpp
62.2%
74.2%
AN920/D
Vin
L
Rsc
CT
9
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
R2
Vout
+
R1
Co
Vout + 1.25 1 ) R2
R1
8
S
Q2
Vin
OSC
Then R2 + R1
D1
CT
VCC
1.25 V
Reference
Regulator
GND
VZ = Vout 1.25 V
28
1.25 * 1
IB +
Vout
R1
Vout * 1
1.25
CT
Comp
5
1.25
106
+ 2200
3
+
500
2
Ipk
R1 +
Q1
Rsc
Co
Ipk(switch)
Bf
442
103
20
+ 22.1 mA
http://onsemi.com
12
AN920/D
I170 W +
VBE(switch)
170
+ 0.7
170
+ 4.1 mA
Vout + Vin
VOLTAGEINVERTING SWITCHING
REGULATOR OPERATION
The basic voltageinverting switching regulator is shown
in Figure 7c and the operating waveforms are in Figure 14.
Voltage Across
Switch Q1
VCE
Vin
Vin Vsat
0
Vin Vsat
0
VF
Ipk
Switch Q1
Current
Iin = IC(AVG)
0
Ipk
Diode D1
Current
Iout
0
Ipk
Inductor
Current
Ipk Iout
Capacitor Co
Current
1/2(Ipk Iout)
0
Iout
Capacitor Co
Ripple Voltage
tton
off
Vout + Vpk
Vout
Q+
toff
t1
ton
Vripple(pp)
Vout Vpk
http://onsemi.com
13
AN920/D
VoltageInverting Switching Regulator Design Example
ton(max) ) toff + 1
fmin
+
1
103
50
+ 20 ms
|Vout| ) VF
ton
+
Vin * Vsat
toff
ton + 20 ms * 8.9 ms
+ 11.1 ms
+ 15 ) 0.8
13.5 * 0.8
+ 1.24
Vin = 15 V
Q2
MPS
U51A
100
R2
36 k
Rsc
CT
430 pF
9
10
11
GND
CT
12
13
VCC
14
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
RB
160
160
1N5822
5
1
L
66.5 H
Co
470
R1
3.0 k
RBE
0.12
Co
470
Vout
15 V/0.5 mA
Conditions
Results
Line Regulation
= 3.0 mV or 0.01%
Load Regulation
= 27 mV or 0.09%
Output Ripple
Vin = 15 V, RL = 0.1
2.5 A
Efficiency
80.6%
35 mVpp
AN920/D
capacitors with an ESR of 0.020 each was chosen.
The ripple voltage due to the capacitance value is
5.9 mV and 22.4 mV due to ESR. This yields a total
ripple voltage of:
105 ton
105 (11.1
106)
Eripple(pp) +
+ 46.3 mV
t
Ipk(switch) + 2 Iout on ) 1
toff
+ 2 (500
103) (1.24 ) 1)
+ 2.24 A
|Vout| + 1.25 R2
R1
106
R1 +
16.5 0.8
66.5 *106 11.1
Then R2 +
106
IB +
+ 64 mA
106
RBE +
[ 92.5 mF
+ 15 1.5
1.25
Ipk(switch)
Bf
+ 2.24
35
Iout
Vripple(pp) ton
Vripple(pp) +
103
+ 36 k
0.5
11.1
103
|Vout|
R1
1.25
+ 0.33
2.62
60
1.25
106
+ 15 3.0
1.25
0.33
Rsc +
Ipk(switch)
400
+ 2.62 A
Co [
I
103 ) out ton ) Ipk ESR
Co
+ 18 mV ) 5.9 mV ) 22.4 mV
|Vout|
1.5
Vref
10 Bf
Ipk(switch)
10 (35)
2.24
103
103
VBE (Q2)
RBE
+ 0.8
160
+ 18 mV
+ 5.0 mA
http://onsemi.com
15
AN920/D
Then IB (Q2) is equal to the sum of 64 mA + 5.0 mA
= 69 mA. Allow 0.8 V for the IC driver saturation
and 0.3 V for the drop across Rsc (0.12 2.24 A Ipk).
Then the base driver resistor is equal to:
RB +
+Vin
Q1
+Vout
L
+
D1
Co
+Vin
+Vout
D2
Q2
Co
b. StepUp Vout . Vin
+Vin
General Applications
Q1
D2
Q2
D1
+Vout
Co
ton(max) ) toff
ton
)1
t
off
20 106
+
1.9 ) 1
+ 6.9 ms
ton + 20 ms * 6.9 ms
+ 13.1 ms
http://onsemi.com
16
AN920/D
4. The maximum ontime is set by selecting a value for
CT.
CT + 4.0
+ 4.0
Lmin +
105 ton(max)
105 (13.1
+ 524 pF
Ipk(switch) +
103) (1.9 ) 1)
106
D2
1N5818
Vout
10 V/120 mA
D1
1N5818
RBE
Co
330
RB
150
8
1
S
Q2
Q1
R
170
7
Ipk
Rsc
0.22
Vin
7.5 to 14.5 V
+ 1.41 A
120 H
Q1
MPSU51A
+ 696 mA
300
106
t
Ipk(switch) + 2 Iout on ) 1
toff
+ 2 (120
106)
VsatQ1
Vin(min) *pk(switch)* VsatQ2 ton
I
OSC
6
CT
VCC
3
+
100
1.25 V
Reference
Regulator
CT
510 pF
Comp
5
MC34063
GND
R2
R1
1.3 k
Test
9.1 k
Conditions
Results
Line Regulation
= 22 mV or 0.11%
Load Regulation
= 3.0 mV or 0.015%
Output Ripple
Efficiency
95 mVpp
1.54 A
http://onsemi.com
17
74%
AN920/D
Rsc +
0.33
Ipk(switch)
+ 0.33
1.41
RBE +
+ 0.23 W
10 (20)
696 103
+ 287 W
+
Iout
Co [
t
Vripple(pp) on
[
120
100
103
13.1
103
V
IRBE + BEQ1
RBE
106
+ 0.8
300
[ 15.7 mF
+ 3.0 mA
Vout 1.5
Vref
10
1.25 1.5
RB +
+ 151 W
103
+ 12 mV
Ref
DESIGN CONSIDERATIONS
As perviously stated, the design equations for Lmin were
based upon the assumption that the switching regulator is
operating on the onset of continuous conduction with a fixed
input voltage, maximum output load current, and a
minimum chargecurrent oscillator. Typically the oscillator
chargecurrent will be greater than the specific minimum of
20 microamps, thus ton will be somewhat shorter and the
actual LC operating frequency will be greater than predicted.
Also note that the voltage drop developed across the
currentlimit resistor Rsc was not accounted for in the ton/toff
and Lmin design formulas. This voltage drop must be
considered when designing high current converters that
operate with an input voltage of less than 5.0 V.
When checking the initial switcher operation with an
oscilloscope, there will be some concern of circuit instability
due to the apparent random switching of the output. The
oscilloscope will be difficult to synchronize. This is not a
problem. It is a normal operating characteristic of this type
of switching regulator and is caused by the asynchronous
operation of the comparator to that of the oscillator. The
oscilloscope may be synchronized by varying the input
voltage or load current slightly from the design nominals.
103
Ipk(switch)
103
ESR [
10 Bf
Ipk(switch)
Vout
VRef * 1
10
1.25 * 1
+ 7 R1
IB +
+ 35 mA
http://onsemi.com
18
AN920/D
Vin = 5 V
1
ton
S
toff
To Scope
170
7
Ipk
OSC
2
100
CT
1N270
VCC
3
+
10
1.25 V
Reference
Regulator
CT
2N524
Comp
5
ton
toff Ratio
Extender
Circuit
100
ton
ton
toff
10
toff
1.0
10
CT, Oscillator Timing Capacitor (nF)
http://onsemi.com
19
100
AN920/D
APPLICATIONS SECTION
Listed below is an index of all the converter circuits shown
in this application note. They are categorized into three
Output 1
V/mA
Output 2
V/mA
Output 3
V/mA
Figure
No.
StepDown
A78S40
24
5/50
MC34063
Medium Power
36
12/750
21
MC34063
28
5.0/5000
12/300
22
A78S40
33
24/500
15/50
23
A78S40
28
15/3000
12/1000
24
A78S40
28
12/500
25
A78S40
9.0
28/50
11
MC34063
Medium Power
12
36/225
26
MC34063
4.5
190/5.0
27
A78S40
4.5
334/45
28
A78S40
2.5
9.0/100
6/30
29
A78S40
4.5
See
Circuit
30
A78S40
4.5
15/1000
12/500
12/50
31
A78S40
12
28/250
5.0/250
32
7.5 to 14.5
10/120
18
StepUp
StepUp/Down
MC34063
VoltageInverting
MC34063
Low Power
5.0
12/100
33
A78S40
15
15/500
15
A78S40
A78S40
A78S40
28
http://onsemi.com
20
120/850
34
115 Vac
5.0/4000
12/700
12/700
35
15
12/500
12/500
37
AN920/D
1
S
R
170
Vin
36 V
OSC
6
47
1N5819
Ipk
0.2
CT
VCC
3
+
1.25 V
Reference
Regulator
190 H
470 pF
Comp
5
GND
15 k
1.74 k
Test
270
Conditions
Vout
12 V/750 mA
Results
Line Regulation
= 15 mV or 0.063%
Load Regulation
= 40 mV or 0.17%
Output Ripple
Vin = 36 V, RL = 0.1
1.6 A
Efficiency
89.5%
60 mVpp
A maximum power transfer of 9.0 watts is possible from an 8pin dualinline package with Vin = 36 V and Vout = 12 V.
http://onsemi.com
21
AN920/D
D45VH4 (1)
MBR2540 (2)
22
51
8
1
S
Q
T
R
0.036
1.4T
170
23.1 H
100
Ipk
OSC
Vin
28 V
6
2200
CT
22,000
VCC
1N5819
3
+
1.25 V
Reference
Regulator
330 pF
Comp
5
GND
3.6 k
470
1.2 k
Vout1
5 V/5 A
Vout2
12 V/300 m A
Test
Conditions
Results
Line Regulation
Vout1
= 9.0 mV or 0.09%
Load Regulation
Vout1
= 20 mV or 0.2%
Output Ripple
Vout1
Vout1
Vin = 28 V, RL = 0.1
Line Regulation
Vout2
= 72 mV or 0.3%
Load Regulation
Vout2
= 12 mV or 0.05%
Output Ripple
Vout2
Vout2
Vin = 28 V, RL = 0.1
Efficiency
60 mVpp
11.4 A
25 mVpp
11.25 A
80%
A second output can be easily derived by winding a secondary on the main output inductor and phasing it so that energy is delivered to
Vout2 during toff. The second output power should not exceed 25% of the main output. The 100 potentiometer is used to divide down the
voltage across the 0.036 resistor and thus fine tune the current limit.
http://onsemi.com
22
AN920/D
Vin = 33 V
33
18.2 k
1.0 k
0.22
750 pF
9
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
1.8 k
1
Vout2
15 V/50 mA
22 k
0.1
130 H
1N5819
100
Vout1
24 V/500 mA
2.0 k
Test
Conditions
Results
Line Regulation
Vout1
= 30 mV or 0.63%
Load Regulation
Vout1
= 70 mV or 0.15%
Output Ripple
Vout1
Vout1
Vin = 33 V, RL = 0.1
Line Regulation
Vout2
= 20 mV or 0.067%
Load Regulation
Vout2
= 60 mV or 0.2%
Output Ripple
Vout2
Vout2
Vin = 33 V, RL = 0.1
90 mA
88.2%
Efficiency
80 mVpp
2.5 A
http://onsemi.com
23
70 mVpp
AN920/D
Vin = 28 to 36 V
D45VH10
0.022
35 H
Vout1
15 V/3.0 mA
470
MBR1540
*
100
2200
22 k
2.0 k
51
910 pF
9
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
820
TIP31 *
Vout2
12 V/1.0 mA
0.1
8.2 k
963
*All devices mounted on one heatsink, extra #10 hole required for
MBR2540, IERC HP3T01274CB
Test
Conditions
Results
Line Regulation
Vout1
= 13 mV or 0.043%
Load Regulation
Vout1
= 21 mV or 0.07%
Output Ripple
Vout1
Vout1
Vin = 36 V, RL = 0.1
Line Regulation
Vout2
= 2.0 mV or 0.008%
Load Regulation
Vout2
= 2.0 mV or 0.08%
Output Ripple
Vout2
Vout2
Vin = 36 V, RL = 0.1
3.6 A
78.5%
Efficiency
120 mVpp
12.6 A
25 mVpp
Figure 24. StepDown with Buffered Switch and Buffered Linear Pass from Main Output
http://onsemi.com
24
AN920/D
Vin = 28 V
11.8 k
3.09 k
100
275 H
Vout
12 V/500 mA
10
11
GND
CT
12
13
VCC
1N5819
Comp
170
D1
+
7
20 k
Op
Amp
470
16
+
1.25 V
Ref
10 k
15
470
Ipk
OSC
14
470
820 pF
20 k
10 k
2.5 V
Test
Conditions
Results
Line Regulation
= 25 mV or 0.104%
Load Regulation
= 10 mV or 0.042%
Output Ripple
130 mVpp
Efficiency
85.5%
In this stepdown circuit, the output switch must be connected in series with the negative input, causing the internal 1.25 V reference to be
with respect to Vin. A second reference of 2.5 V with respect to ground is generated by the Op Amp. Note that the 10 k and 20 k resistors
must be matched pairs for good line regulation and that no provision is made for output shortcircuit protection.
http://onsemi.com
25
AN920/D
180 H
7.75T T
1.25 V
1N5819
8
1
+
Vout
36 V/225 mA
100
R
170
7
Ipk
0.22
Vin
12 V
OSC
6
CT
VCC
3
+
470
1.25 V
Reference
Regulator
910 pF
Comp
5
GND
75 k
2.7 k
Test
Conditions
Results
Line Regulation
= 20 mV or 0.028%
Load Regulation
= 30 mV or 0.042%
Output Ripple
100 mVpp
Efficiency
90.4%
A maximum power transfer of 8.1 watts is possible with Vin = 12 V and Vout = 36 V. The high efficiency is partially due to the use of the
tapped inductor. The tap point is set for a voltage differential of 1.25 V. The range of Vin is somewhat limited when using this method.
http://onsemi.com
26
AN920/D
T1
Vout
190 V/5.0 mA
To SCD 504 Display
Lp = 140 H
1N4936
1.0
1
S
R
170
7
Ipk
0.24
Vin
4.5 to12 V
OSC
6
CT
VCC
3
+
100
1.25 V
Reference
Regulator
680 pF
Comp
5
GND
4.7 M
27 k
10 k
Test
Conditions
Results
Line Regulation
= 2.3 V or 0.61%
Load Regulation
= 1.4 V or 0.37%
Output Ripple
Efficiency
250 mVpp
113 mA
68%
This circuit was designed to power the ON Semiconductor Solid Ceramic Displays from a Vin of 4.5 to 12 V. The design calculations are
based on a stepup converter with an input of 4.5 V and a 24 V output rated at 45 mA. The 24 V level is the maximum stepup allowed by
the oscillator ratio of ton/(ton + toff). The 45 mA current level was chosen so that the transformer primary power level is about 10% greater
than that required by the load. The maximum Vin of 12 V is determined by the sum of the flyback and leakage inductance voltages present
at the collector of the output switch during turnoff must not exceed 40 V.
Figure 27. HighVoltage, Low Power StepUp for Solid Ceramic Display
http://onsemi.com
27
AN920/D
Vin = 4.5 to 6.0 V
D45VH10
0.022
*
T1
2200
27
Lp =
16.5 H
5.1
1600 pF
MR817
10
11
GND
CT
12
13
VCC
15
16
22 M
C1
500
Ipk
OSC
Comp
10
+
1.25 V
Ref
0.033
170
Op
Amp
18 k
G.E.
FT118
D1
14
1.8 M
Shutter
TRAID
PL10
4.7 M
18 k
Charging
Indicator
LED
With Vin of 6.0 V, this stepup converter will charge capacitor C1 from 0 to 334 V in 4.7 seconds. The switching operation will cease until C1
bleeds down to 323 V. The charging time between flashes is 4.0 seconds. The output current at 334 V is 45 mA.
Figure 28. HighVoltage StepUp with Buffered Switch for Photoflash Applications
http://onsemi.com
28
AN920/D
Vin = 2.5 V
470
62 k
40 H
10 k
10
11
GND
CT
12
13
VCC
14
15
Vout1
9.0 V/100 mA
+
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
330
27
910 pF
9
1N5819
0.22
8.2 k
Vout2
6.0 V/30 mA
38.3 k
0.1
10 k
Test
Conditions
Results
Line Regulation
Vout1
= 20 mV or 0.11%
Load Regulation
Vout1
= 20 mV or 0.11%
Output Ripple
Vout1
Line Regulation
Vout2
= 1.0 mV or 0.0083%
Load Regulation
Vout2
= 1.0 mV or 0.0083%
Output Ripple
Vout2
Vout2
Efficiency
60 mVpp
5.0 mVpp
150 mA
http://onsemi.com
29
68.3%
AN920/D
Vin = 4.5 to 5.5 V
16.5 k
70 H
47
0.22
B 13.7 k
294 k
68
820 pF
9
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
1.0 k
2N5089
1.0
57.6 k
470
470
4.7 k
TIP29
X
16.5 k
VPP Output
0.058
WRITE
TTL Input
10.2 k
47 k
3.4 k
Voltage @
Switch Position
WRITE
Pins 1 & 5
VPP
< 1.5
23.52
5.24
20.95
> 2.25
23.52
1.28
5.12
< 1.5
28.07
6.25
25.01
> 2.25
28.07
1.28
5.12
NOTE:
Used in conjunction with two transistors, the A78S40 can generate the required VPP voltage of 21 V or 25 V needed to program and erase
EEPROMs from a single 5.0 V supply. A stepup converter provides a selectable regulated voltage at Pins 1 and 5. This voltage is used to
generate a second reference at point X and to power the linear regulator consisting of the internal op amp and a TIP29 transistor. When
the WRITE input is less than 1.5 V, the 2N5089 transistor is OFF, allowing the voltage at X to rise exponentially with an approximate time
constant of 600 s as required by some EEPROMs. The linear regulator amplifies the voltage at X by four, generating the required VPP
output voltage for the byteerase write cycle. When the WRITE input is greater than 2.25 V, the 2N5089 turns ON clamping point X to the
internal reference level of 1.245 V. The VPP output will not be at approximately 5.1 V or 4.0 (1.245 + Vsat 2N5089). The A78AS40
reference can only source current, therefore a reference pre bias of 470 is used. The VPP output is shortcircuit protected and can
supply a current of 100 mA at 21 V or 75 mA at 25 V over an input range of 4.5 to 5.5 V.
Figure 30. StepUp with Buffered Linear Pass from Main Output for Programming EEPROMs
http://onsemi.com
30
AN920/D
Vin = 4.5 to 5.5 V
6800
22 k
2.0 k
0.022
8.8 H
5.1
1200 pF
9
10
11
GND
12
13
VCC
14
15
16
2N5824
2200
CT
Comp
+
1.25 V
Ref
170
Op
Amp
D1
1N5818
MC79L12
ACP
47
1
1N5818
820
D44
VH1
(1)
27
Vout1
15 V/1.0 mA
Ipk
OSC
47
Vout3
12 V/50 mA
0.1
TIP29
(2)
0.1
8.2 k
47
Vout2
12 V/50 mA
953
Test
Conditions
Results
Line Regulation
Vout1
= 18 mV or 0.06%
Load Regulation
Vout1
= 25 mV or 0.083%
Output Ripple
Vout1
Vin = 5.0 V
Line Regulation
Vout2
= 3.0 mV or 0.013%
Load Regulation
Vout2
= 5.0 mV or 0.021%
Output Ripple
Vout2
Vin = 5.0 V
Vout2
Line Regulation
Vout3
Load Regulation
Vout3
Output Ripple
Vout3
Vin = 5.0 V
Vout3
Efficiency
NOTE:
75 mVpp
20 mVpp
2.7 A
= 2.0 mV or 0.008%
= 29 mV or 0.12%
15 mVpp
130 mA
Vin = 5.0 V
71.8%
Figure 31. StepUp with Buffered Switch and Buffered Linear Pass from Main Output
http://onsemi.com
31
AN920/D
Vin = 12 V
47
108 H
47 k
0.24
2.2 k
1N5819
10
11
GND
CT
12
13
VCC
14
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
10 k
D1
100
0.1
Vout1
28 V/250 mA
180
470 pF
9
470
MPSU51A
1.0 M
4.4 mH
470
1N5819
2200
Vout2
5.0 V/250 mA
3.6 k
1.2 k
Test
Conditions
Results
Line Regulation
Vout1
= 30 mV or 0.054%
Load Regulation
Vout1
= 20 mV or 0.036%
Output Ripple
Vout1
Vout1
Vin = 12 V, RL = 0.1
Line Regulation
Vout2
= 4.0 mV or 0.04%
Load Regulation
Vout2
= 18 mV or 0.18%
Output Ripple
Vout2
70 mVpp
81.8%
Efficiency
35 mVpp
1.7 A
This circuit shows a method of using the A78S40 to construct two independent converters. Output 1 uses the typical stepup circuit
configuration while Output 2 makes the use of the op amp connected with positive feedback to create a free running stepdown converter.
The op amp slew rate limits the maximum switching frequency at rated load to less than 2.0 kHz.
Figure 32. Dual Switcher, StepUp and StepDown with Buffered Switch
http://onsemi.com
32
AN920/D
1
S
R
170
7
Ipk
0.24
Vin
4.5 to 6.0 V
100
OSC
6
2
88 H
CT
VCC
3
+
1.25 V
Reference
Regulator
1300 pF
Comp
5
R2
8.2 k
Test
GND
R1
953
1N5819
|Vout| + 1.25 1 ) R2
R1
1000
Conditions
Vout
12 V/100 mA
Results
Line Regulation
= 2.0 mV or 0.008%
Load Regulation
= 10 mV or 0.042%
Output Ripple
1.4 A
Efficiency
60%
35 mVpp
The above circuit shows a method of using the MC34063 to construct a low power voltageinverting converter. Note that the integrated
circuit ground, pin 4, is connected directly to the negative output, thus allowing the internally connected comparator and reference to
function properly for output voltage control. With this configuration, the sum of Vin + Vout + VF must not exceed 40 V. The conversion
efficiency is modest since the output switch is connected as a Darlington and its onvoltage is a large portion of the minimum operating
input voltage. A 12% improvement can be realized with the addition of an external PNP saturated switch when connected in a similar
manner to that shown in Figure 15.
http://onsemi.com
33
AN920/D
Vin = 28 V
Rsc
0.022
2N6438
*
+
100
4700
100 k
10
51
1050
1200 pF
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
MR822
D1
14
Vout
120 V/850 mA
1000
pF
560
Conditions
Results
Line Regulation
= 100 mV or 0.042%
Load Regulation
= 70 mV or 0.029%
Output Ripple
Vin = 28 V, RL = 0.1
6.4 A
Efficiency
81.8%
450 mVpp
This high power voltageinverting circuit makes use of a center tapped inductor to stepup the magnitude of the output. Without the tap, the
output switch transistor would need a VCE breakdown greater than 148 V at the start of toff; the maximum rating of this device is 120 V. All
calculations are done for the typical voltageinverting converter with an input of 28 V and an output of 120 V. The inductor value will be
50 H or 200 H center tapped for the value of CT used. The 1000 pF capacitor is used to filter the spikes generated by the high switching
current flowing through the wiring and Rsc inductance.
http://onsemi.com
34
AN920/D
output filter capacitor must have separate ground returns to
the transformer as shown on the circuit diagram. A complete
printed circuit board with component layout is shown in
Figure 36.
The A78S40 may be used in any of the previously shown
circuit designs as a fixed frequency pulse width modulator,
however consideration must be given to the proper selection
of the feedback loop elements in order to insure circuit
stability.
T1
680
12
Fusible Resistor
100
1.0 k
2
2200
20
470
20 A
1000
0.1
15 k
2.0 W
3.3 k
1 1/2 4N35
1N4303
Vout1
5.0 V/4.5 A
L1
MBR1635
10 11 11
3.3 k
TL431
1N965A
22
5.0 V
Return
1000 pF
1.0 k
10
11
GND
12
13
VCC
CT
Ipk
OSC
170
12 V
Return
10
L3
MTP
4N50
MPSA55
MPS6515
Vout3
12 V/0.8 A
680
+
5
1000
D1
470 pF
560
1000
9
9
+
Op
Amp
+
7
Vout2
12 V/0.8 A
L2
MUR110
16
S Q
15
10
Comp
1.25 V
Ref
14
1.0 k
1N4937
0.1
0.0047
UL/CSA
0.24
3.9 k
1.8 k
T1 Primary:
Pins 4 and 6 = 72 Turns #24 AWG, Bifilar Wound
Pins 5 and 6 = 72 Turns #26 AWG, Bifilar Wound
Secondary 5.0 V:
6 Turns (two strands) #18 AWG Bifilar Wound
Secondary 12 V:
14 Turns #23 AWG Bifilar Wound
1000 pF
*Heatsink
Thermalloy 6072BMT
Figure 35. 42 Watt OffLine Flyback Switcher with Primary Power Limiting
http://onsemi.com
35
AN920/D
Test
Conditions
Results
Line Regulation
Vout1
= 1.0 mV or 0.01%
Load Regulation
Vout1
= 3.0 mV or 0.03%
Output Ripple
Vout1
Vout1
40 mVpp
19.2 A
Line Regulation
Vout2 or Vout3
= 10 mV or 0.04%
Load Regulation
Vout2 or Vout3
= 384 mV or 1.6%
Output Ripple
Vout2 or Vout3
Vout2 or Vout3
10.8 A
75.7%
Efficiency
NOTE:
80 mVpp
Figure 35. (continued) 42 Watt OffLine Flyback Switcher with Primary Power Limiting
http://onsemi.com
36
AN920/D
http://onsemi.com
37
AN920/D
Vin = 15 V
MPSU51A
0.15
1N5822
Vout1
12 V/500 mA
100
100
Vout2
Voltage Adj
36.1 H
+
2.0 k
12 k
1.5 k
100
270
180 pF
9
10
11
GND
CT
12
13
VCC
15
16
Ipk
OSC
Comp
+
1.25 V
Ref
170
Op
Amp
D1
14
1
*Heatsink
IERC PSC23
6.2 k
MPSU01A *
Vout2
12 V/500 mA
12 k
0.1
200
Tracking Adj
12 k
Test
Conditions
Results
Line Regulation
Vout1
= 10 mV or 0.042%
Load Regulation
Vout1
= 2.0 mV or 0.008%
Output Ripple
Vout1
Line Regulation
Vout2
= 10 mV or 0.042%
Load Regulation
Vout2
= 5.0 mV or 0.021%
Output Ripple
Vout2
140 mVpp
77.2%
Efficiency
125 mVpp
This tracking regulator provides a 12 V output from a single 15 V input. The negative output is generated by a voltageinverting converter
while the positive is a linear pass regulator taken from the input. The 12 V outputs are monitored by the op amp in a corrective fashion so
that the voltage at the center of the divider is zero VIO. The op amp is connected as a unity gain inverter when |Vout1| = |Vout2|.
Figure 37. Tracking Regulator, VoltageInverting with Buffered Switch and Buffered Linear Pass from Input
http://onsemi.com
38
AN920/D
SWITCHING REGULATOR
COMPONENT SOURCES
SUMMARY
The goal of this application note is to convey the theory of
operation of the MC34063 and A78S40, and to show the
derivation of the basic first order design equations. The
circuits were chosen to explore a variety of cost effective and
practical solutions in designing switching converters.
Another major objective is to show the ease and simplicity
in designing switching converters and to remove any
mystical black magic fears. ON Semiconductor maintains
a Linear and Discrete products applications staff that is
dedicated to assisting customers with any design problems
or questions.
Capacitor
BIBLIOGRAPHY
Steve Hageman, DC/dc Converter Powers EEPROMs,
EDN, January 20, 1983.
Design Manual for SMPS Power Transformers, Copyright
1982 by Pulse Engineering.
Heatsinks
IERC
135 W. Magnolia Blvd.
Burbank, CA
(213) 8492481
Thermalloy, Inc.
2021 W. Valley View Lane
Dallas, Texas 75234
(214) 2434321
Magnetic Assemblies
Coilcraft, Inc.
1102 Silver Lake Rd.
Cary, IL 60013
(312) 6392361
Pulse Engineering
P.O. Box 12235
San Diego, CA 92112
(714) 2795900
Magnetic Cores
Ferroxcube
5083 Kings Highway
Saugerties, NY 12477
(914) 2462811
Magnetics, Inc.
P.O. Box 391
Butler, PA 16001
(412) 2828282
http://onsemi.com
39
AN920/D
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make
changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all
liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be
validated for each customer application by customers technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
http://onsemi.com
40
AN920/D