Professional Documents
Culture Documents
signal attributes
variables
assertions
packages
Designing with VHDL part 3
2
Signal Attributes
xleft!"#$ xright!%
for e&a*ple
x(xhigh) <= 1; x(xlow+3 downto xlow) <= xc;
x <= (xhigh => 1, xlow => 1, others => 0);