Professional Documents
Culture Documents
1 +
D
1 D
=
n
1 D
V
in
. (3)
The output voltage can be derived from
V
o
= V
C1
+ V
C2
+ V
C3
=
2n + 2
1 D
V
in
. (4)
The voltage gain of the proposed converter is
V
o
V
in
=
2n + 2
1 D
. (5)
Equation (5) conrms that the proposed converter has a high
step-up voltage gain without an extreme duty cycle. The curve
of the voltage gain related to turns ratio n and duty cycle is
shown in Fig. 6. When the duty cycle is merely 0.6, the voltage
gain reaches 10 at a turns ratio n of 1; the voltage gain reaches
30 at a turns ratio n of 5.
B. Voltage Stresses on Semiconductor Components
The voltage ripples on the capacitors are ignored to simplify
the voltage stress analyses of the components of the proposed
converter.
The voltage stresses on power switches S
1
and S
2
are derived
from
V
S1
= V
S2
=
1
1 D
V
in
. (6)
The voltage stresses on the power switches S
1
and S
2
related
to the output voltage V
o
and the turns ratio n can be expressed
as
V
S1
= V
S2
= V
o
2n + 1
1 D
V
in
. (7)
Equations (6) and (7) conrm that low-voltage-rated metal
oxidesemiconductor eld-effect transistors (MOSFETs) with
low R
DSON
can be adopted for the proposed converter to
reduce conduction losses and costs. This feature makes our
3050 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 6, JUNE 2013
Fig. 5. Operating modes of the proposed converter. (a) Mode 1 [t
0
, t
1
]. (b) Mode 2 [t
1
, t
2
]. (c) Mode 3 [t
2
, t
3
]. (d) Mode 4 [t
3
, t
4
]. (e) Mode 5 [t
4
, t
5
].
(f) Mode 6 [t
5
, t
0
].
converter suitable for high step-up and high-power applications.
The voltage stresses on the power switches account for half of
output voltage V
o
, even if turns ratio n is 0.
The voltage stress on diode D
1
is equal to V
C1
, and the
voltage stress on diode D
2
is voltage V
C1
minus voltage V
Cb
.
These voltage stresses can be derived from
V
D1
= V
C1
=
2
1 D
V
in
(8)
TSENG et al.: HIGH STEP-UP CONVERTER WITH A VOLTAGE MULTIPLIER MODULE FOR A PHOTOVOLTAIC SYSTEM 3051
Fig. 6. Voltage gain versus turns ratio n and duty cycle.
V
D2
= V
C1
V
Cb
=
1
1 D
V
in
. (9)
The voltage stresses on the diodes D
1
and D
2
related to the
output voltage V
o
and the turns ratio n can be expressed as
V
D1
= V
o
2n
1 D
V
in
(10)
V
D2
= V
o
2n + 1
1 D
V
in
. (11)
The voltage stresses on diodes D
1
and D
2
are close on power
switches S
1
and S
2
. Although the voltage stress on diode D
1
is larger, it accounts for only half of the output voltage V
o
at a
turns ratio n of 1. The voltage stresses on the diodes are lower
as the voltage gain is extended by increasing turns ratio n.
The voltage stresses on diodes D
3
and D
4
both equal the V
C2
plus V
C3
, which can be derived from
V
D3
= V
D4
=
2n
1 D
V
in
. (12)
The voltage stresses on the diodes D
3
and D
4
related to the
output voltage V
o
and the turns ratio n can be expressed as
V
D3
= V
D4
= V
o
2
1 D
V
in
. (13)
Although the voltage stresses on the diodes D
3
and D
4
in-
crease as the turns ratio n increases, the voltage stresses on the
diodes D
3
and D
4
are always lower than the output voltage.
The relationship between the voltage stresses on all the semi-
conductor components and the turns ratio n is illustrated in
Fig. 7.
C. Analysis of Conduction Losses
Some conduction losses are caused by resistances of semicon-
ductor components and coupled inductors. Thus, all the com-
ponents in the proposed converter are not assumed to be ideal,
except for all the capacitors. Diode reverse recovery problems,
core losses, switching losses, and the ESR of capacitors are not
discussed in this section. The characteristics of leakage induc-
tors are disregarded because of energy recycling. The equivalent
circuit, which includes the conduction losses of coupled induc-
tors and semiconductor components, is shown in Fig. 8, in which
Fig. 7. Voltage stresses on semiconductor components versus turns ratio n.
Fig. 8. Equivalent circuit including conduction losses of coupled inductors
and semiconductor components.
r
L11
and r
L21
are the copper resistances of primary windings of
the coupled inductor; r
L12
and r
L22
are the copper resistances
of secondary windings of the coupled inductor; r
DS1
and r
DS2
denote the on-resistance of power switches; V
D1
, V
D2
, V
D3
, and
V
D4
denote the forward biases of the diodes; and r
D1
, r
D2
, r
D3
,
and r
D4
are the resistances of the diodes.
Small-ripple approximation was used to calculate conduction
losses. Thus, all currents that pass through components were
approximated by the dc components. The magnetizing currents
and capacitor voltages are assumed constant because of the
innite values of magnetizing inductors and capacitors. Fig. 9
3052 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 6, JUNE 2013
Fig. 9. PWM signal of S
1
and S
2
.
shows the PWM signals of S
1
and S
2
. The equivalent operation
states, including the four modes, are shown in Fig. 10.
Mode 1 [0, (D0.5)]: In this mode, power switches S
1
and S
2
are turned ON, and diodes D
1
, D
2
, D
3
, and D
4
are turned OFF.
The equivalent circuit is shown in Fig. 10(a), and the following
equations can be derived:
V
in
= I
Lm1
(r
L11
+ r
DS1
) + V
Lm1
(14)
V
in
= I
Lm2
(r
L21
+ r
DS2
) + V
Lm2
. (15)
Mode 2 [(D0.5), 0.5]: In this mode, power switch S
2
is
turned OFF, and diodes D
2
and D
4
are turned ON. The equiva-
lent circuit is shown in Fig. 10(b), and the following equations
can be derived:
V
in
= (I
Lm1
+ nI
D4
) (r
L11
+ r
DS1
) + V
Lm1
(16)
V
in
= (I
Lm2
nI
D4
) (r
L21
+ r
D2
) + V
Lm2
+ V
D2
V
Cb
+ V
C1
(17)
V
C3
= n(V
Lm1
V
Lm2
) I
D4
(r
L21
+ r
L22
+ r
D4
) V
D4
. (18)
Mode 3 [0.5, D]: This mode is similar to mode 1. The equiv-
alent circuit is shown in Fig. 10(c), and the following equations
can be derived:
V
in
= I
Lm1
(r
L11
+ r
DS1
) + V
Lm1
(19)
V
in
= I
Lm2
(r
L21
+ r
DS2
) + V
Lm2
. (20)
Mode 4 [D, 1]: In this mode, power switch S
1
is turned OFF,
and diodes D
1
and D
3
are switched ON. The equivalent circuit is
shown in Fig. 10(d), and the following equations can be derived:
V
in
= (I
Lm2
+ nI
D3
) r
L21
+ V
Lm2
+ (I
Lm1
+ I
Lm2
) r
DS2
(21)
V
in
= (I
Lm1
nI
D3
) (r
L11
+ r
D1
) + V
Lm1
+ (I
Lm1
+ I
Lm2
) r
DS2
+ V
D1
+ V
Cb
(22)
V
C2
= n(V
Lm2
V
Lm1
) I
D3
(r
L21
+ r
L22
+ r
D3
) V
D3
. (23)
The average currents that pass through diodes D
1
, D
2
, D
3
,
and D
4
can be derived by the capacitor charge balance.
In modes 1 and 3, both switches are turned OFF, and the av-
erage currents that pass through output lter capacitors C
1
, C
2
,
and C
3
are
I
C1
= I
C2
= I
C3
=
V
o
R
o
. (24)
In mode 2, the average currents that pass through output lter
capacitors C
1
and C
3
are
I
C1
= I
D2
V
o
R
o
(25)
I
C3
= I
D4
V
o
R
o
. (26)
In mode 4, the average currents that pass through output lter
capacitor C
2
are as follows:
I
C2
= I
D3
V
o
R
o
. (27)
The average currents that pass through diodes D
2
, D
3
, and
D
4
can be derived from
I
D2
= I
D3
= I
D4
=
V
o
(1 D)R
o
. (28)
In mode 2, I
Cb
is equal to I
D2
; in mode 4, I
Cb
is equal to the
negative of I
D1
. Thus, the average current that passes through
diode D
1
can be derived as follows:
I
D1
=
V
o
(1 D)R
o
. (29)
In mode 4, the average value of I
Lm1
can be derived thus
I
Lm1
= I
D1
+ nI
D3
=
(n + 1)V
o
(1 D)R
o
. (30)
In mode 2, the average value of I
Lm2
can be derived by
I
Lm2
= I
D2
+ nI
D4
=
(n + 1)V
o
(1 D)R
o
. (31)
The voltage conversion ratio with conduction losses can be
derived from
V
o
V
in
=
2n+2
1D
1
V
i n
(V
D1
+ V
D2
+ V
D3
+ V
D4
)
1 +
(1+n)
2
(2D1)r
X
R
o
(1D)
2
+
[(1+2n)
2
r
X
]+r
Y
R
o
(1D)
(32)
where
r
X
= r
L11
+ r
L12
+ r
L21
+ r
L22
r
Y
= r
L11
+ r
L21
+ 2(r
L22
+ r
L12
) + r
DS1
+ r
DS2
+ r
D1
+ r
D2
+ r
D3
+ r
D4
.
Because the turns ratio and copper resistances of the sec-
ondary windings of the coupled inductors are directly propor-
tional, the copper resistances of the coupled inductors can be
expressed as
r
L12
= n r
L11
; r
L22
= n r
L21
.
Efciency is expressed as follows:
=
1
(1D)
V
i n
(2n+2)
(V
D1
+ V
D2
+ V
D3
+ V
D4
)
1 +
(1+n)
2
(2D1)r
X
R
o
(1D)
2
+
[(1+2n)
2
r
X
]+r
Y
R
o
(1D)
. (33)
TSENG et al.: HIGH STEP-UP CONVERTER WITH A VOLTAGE MULTIPLIER MODULE FOR A PHOTOVOLTAIC SYSTEM 3053
Fig. 10. Equivalent operating modes with conduction losses states. (a) Mode 1 [0, (D0.5)]. (b) Mode 2 [(D0.5), 0.5]. (c) Mode 3 [0.5, D]. (d) Mode 4 [D, 1].
On the basis of (33), we infer that the efciency will be higher
if the input voltage is considerably higher than the summation of
the forward bias of all the diodes, or if the load is substantially
larger than the resistances of coupled inductors and semicon-
ductor components.
The calculated voltage gain and efciency with different cop-
per resistances are shown in Fig. 11, and r
L11
and r
L21
are
dened as r
L
. The other parameters in (33) are set as follows:
1) input voltage V
in
: 40 V;
2) turns ratio n : 1;
3) load R
o
: 200
4) on-resistances of switches r
DS1
and r
DS2
: 0.021 ;
5) resistances of diodes r
D1
, r
D2
, r
D3
, and r
D4
: 0.01 ;
6) forward bias of diodes V
D1
, V
D2
, V
D3
, and V
D4
: 1 V;
7) copper resistances of secondary windings of coupled in-
ductors r
L12
and r
L22
=r
L
at a turns ratio n of 1.
Fig. 11 reveals that efciency and voltage gain are affected
by various coupled inductor winding resistors and duty cycle,
and that efciency is decreased by the extreme duty ratio.
This section provides important information on voltage gain,
voltage stresses on semiconductor components, and analysis of
conduction losses, which indicates the relationship among duty
cycle, turns ratio, and components. The proposed converter for
each application can be designed on the basis of selected turns
ratios, components, and other considerations.
D. Performance Comparison
For demonstrating the performance of the proposed converter,
the proposed converter is compared with other high step-up
interleaved converters introduced in [30] and [33] as shown
Table I.
The high step-up interleaved converter introduced in [30]
is also suitable as a candidate for high step-up, high-power
conversion of the PV system, and the other high step-up in-
terleaved converter introduced in [33], which is an asymmetri-
cal interleaved structure as proposed converter is favorable for
3054 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 6, JUNE 2013
Fig. 11. Calculated voltage gain and efciency with different copper
resistances.
TABLE I
PERFORMANCE COMPARISON OF INTERLEAVED HIGH STEP-UP CONVERTERS
dc-microgrid applications. Both of converters use coupled in-
ductor and voltage doubler to achieve high step-up conversion.
For the proposed converter, the step-up gain is highest and the
voltage stress on switch is the lowest, as converter introduced
in [30]. Under the turns ratio n designed as less than 2, the
highest voltage stress on diodes of the proposed converter is
the lowest among the compared converters. In addition, the
quantities of diodes are the least as converter introduced in [33].
Because the components of the proposed converter are the least
among the compared converters, the reliability is higher and the
cost is lower. Thus, the proposed converter is suitable for high
step-up, high-power applications such as PV system.
TABLE II
CONVERTER COMPONENTS AND PARAMETERS
Fig. 12. Control strategy for the proposed converter.
IV. DESIGN AND EXPERIMENT OF THE PROPOSED CONVERTER
A prototype of the proposed high step-up converter with a
40-Vinput voltage, 380-Voutput voltage, and maximumoutput
power of 1 kWis tested. The switching frequency is 40 kHz, and
the corresponding component parameters are listed in Table II
for reference.
The design consideration of the proposed converter includes
components selection and coupled inductors design, which are
based on the analysis presented in the previous section. In the
proposed converter, the values of the primary leakage inductors
of the coupled inductors are set as close as possible for current
sharing performance. Due to the performances of high step-up
TSENG et al.: HIGH STEP-UP CONVERTER WITH A VOLTAGE MULTIPLIER MODULE FOR A PHOTOVOLTAIC SYSTEM 3055
Fig. 13. Measured waveform at P
o
= 1 kW: (a) V
g s1
, V
g s2
, i
Lk 1
, and i
Lk 2
. (b) V
ds1
, V
ds2
, and i
Ls
. (c) V
g s1
, V
g s2
, i
D1
, and i
D2
. (d) V
g s1
, V
g s2
, i
D1
, and
i
D2
.
gain, the turns ratio n can be set 1 for the prototype circuit with
a 40- Vinput voltage, 380- Voutput to reduce cost, volume, and
conduction loss of winding. Thus, the copper resistances which
affect efciency much can be decreased.
The value of magnetizing inductors L
m1
and L
m2
can be
design based on the equation of boundary operating condition,
which is derived from
L
m(critical)
=
D(1 D)
2
R
o
2(n + 1)(2n + 2)f
s
(34)
where L
m(critical)
is the value of magnetizing inductors at the
boundary operating condition, f
s
is the switching frequency,
and R
o
is the load. How to suppress the voltage ripple on the
voltage-lift capacitor C
b
to an acceptable value is the main
consideration. The equation versus the voltage ripple and the
output power or output current can be derived by
C
b
=
P
o
V
o
f
s
V
Cb
=
I
o
f
s
V
Cb
(35)
where P
o
is the output power, V
o
is the output voltage, f
s
is
the switching frequency, and V
Cb
is the voltage ripple on the
voltage-lift capacitor C
b
.
In control strategy, the proposed converter is controlled by the
microchip dsPIC30F4011 as shown in Fig. 12. PV module and
battery set are the main input power sources, which can be seen
as an equivalent voltage source for the proposed converter, and
the MPPT algorithm is employed by referring [35]. The battery
management system (BMS) for the charge/discharge controller
is not the main priority in this paper; thus, the related designed
is not implemented in the paper.
The output voltage is changed as load shift and the detected
feedback signal is processed via proportional-integral controller,
and the internal comparator generates interleaved PWM with
a 180