AK4414EQ Eval Board Rev0

[AKD4414-SA]
[KM109500] 2012/07
- 1 -
GENERAL DESCRIPTION
The AKD4414-SA is an evaluation board for AK4414, 32bit 4ch DAC, supporting DVD-Audio. The
AKD4414-SA has digital audio interfaces, enabling to interface to digital audio systems via optical or
coaxial connector.
Ordering Guide
AKD4414-SA --- AK4414 Evaluation Board
(Control software is attached)
FUNCTION
Three digital audio interfaces
- Coaxial Input
- Optical Input
- 10pin Header for serial control mode
USB control port
On-board Analog output buffer circuit
AK4118A
COAX In
Opt In 2nd Order LPF
LOUT1
ROUT1
LOUT2
ROUT2
10pin Header
(DSP)
+15V
USB
(CTRL)
PIC18F4550
AK4414
-15V
Power Circuit
[+5V +15V]
to VREFH1,2
and VDD1,2
Power Circuit
[+3.3V +15V]
to AVDD
and DVDD
to D3V
from D3V
Regulator (T1)
[+5V +3.3V]
Figure 1. AKD4414-SA Block Diagram (Note 1)
Note 1. Circuit diagram and PCB layout are attached at the end of this manual.
AK4414 Sound Evaluation Board Rev.0
AKD4414-SA
[AKD4414-SA]
[KM109500] 2012/07
- 2 -
Operation Sequence
1) Setup the power supply lines.
2) Setup the evaluation mode.
2-1) Evaluation of D/A using AK4118A (DIR) (Coaxial connector) <default>
2-2) Evaluation of D/A using AK4118A (DIR) (Optical connector)
2-3) All interface signals including master clock are fed externally (PORT2)
3) Jumper pins and Switch setting. (See the followings.)
3-1) Jumper pin setting
3-2) DIP switch setting
4) Power on.
[AKD4414-SA]
[KM109500] 2012/07
- 3 -
1) Setup the power supply lines.
Name Color Voltage Breakdown Note
+15V Red +12+15V
Power circuit,
Input/Output Buffer (OP Amp.)
Must be connected.
-15V Blue -12-15V Input/Output Buffer (OP Amp.) Must be connected.
GND Black 0V Ground Must be connected.
Table 1. Power Supply Lines (Note 2)
Note 2. Each supply line should be distributed separately from the power supply unit
2) Evaluation Mode
2-1) D/A Evaluation using the AK4118A (DIR) (Coaxial connectior) < default >
The AK4118A generates MCLK, BICK, LRCK, SDATA1 and SDATA2 from the data from the BNC
connector (J1). Evalutations using a test CD and etc. are available(Note 3).
Setting: R46 = open, R48 = short (0)
Note 3. Coaxial connection is recommended when evaluating the sound quality.
2-2) D/A Evaluation using the AK4118 (DIR) (Optical connectior)
The AK4118A generates MCLK, BICK. LRCK, SDATA1 and SDATA2 from the data from the optical
connector (PORT1). Evalutations using a test CD and etc. are available.
Setting: R46 = short (0), R48 = open
2-3) All interface signals including the master clock are supplied externally (PORT2)
Setting: R30, R32, R34, R36, R38 = open, R29, R31, R33, R35, R37 = short (0)
3) Jumper Pins and Switch Setting
3-1) Jumper Pin Setting
[JP1 (DZF1)]: Selects connection to the DIF1/DZF1 pin
OPEN : Serial Control Mode
SHORT : Parallel Control Mode < Default >
[JP2 (DZF2)]: Selects connection to the ACKS/DZF2 pin.
OPEN : Serial Control Mode
SHORT : Parallel Control Mode < Default >
[JP3 (DSDR1)]: External Digital Signal (DSDR1) Input Pin Header
In serial control mode, this jumper pin can be used as an input pin header for external
digital signals.
[JP4 (PIC)]: Not for Use
Fixed to Open. Do not connect anything.
[AKD4414-SA]
[KM109500] 2012/07
- 4 -
3-2). SW Setting
Switch Up: ON (H), Switch Down: OFF (L).
[SW3] (SW DIP-2): AK4118A Setting
No. Name ON (H) OFF (L) Default
1 OCKS1 Master Clock setting for AK4118A
Refer to Table 5
ON
2 OCKS0 OFF
Table 2. AK4118A Mode Setting
[SW4] (SW DIP-6): AK4414 Setting 1
Table 3. AK4414-1 Mode Setting
[SW5] (SW DIP-6): AK4414 Setting 2
Table 4. AK4414-2 Mode Setting
1 SMUTE SMUTE ON SMUTE OFF OFF
2 TDM1 Audio I/F Format for AK4414
Refer to Table 6
OFF
3 TDM0 OFF
4 DEM1 De-emphasis Control
Refer to Table 7
OFF
5 DEM0 ON
6 PSN Parallel Control Mode Serial Control Mode ON
1 SLOW
Digital Filter Setting
Refer to Table 8
OFF
2 ACKS Auto Setting Mode Manual Setting Mode ON
3 DIF2
Audio I/F Format for AK4414
Refer to Table 6
OFF
4 DIF1 ON
5
DIF0
/CAD1
OFF
CAD1pin= H CAD1pin= L
6
SD
/CAD0
Digital Filter Setting
Refer to Table 8 ON
CAD0pin= H CAD0pin= L
[AKD4414-SA]
[KM109500] 2012/07
- 5 -
OCKS1 OCKS0 MCKO1
L L 256fs
H L 512fs <Default>
H H 128fs
Table 5. AK4118A Master Clock Setting
Mode TDM1 TDM0 DIF2 DIF1 DIF0 SDTI Format LRCK BICK
Normal
0
- 0
0 0 0 16-bit LSB justified H/L 32fs
1 0 0 1 20-bit LSB justified H/L 40fs
2 0 1 0 24-bit MSB justified H/L 48fs < Default >
3 0 1 1 24-bit I
2
S compatible L/H 48fs
6 1 1 0 32-bit MSB justified H/L 48fs
7 1 1 1 32-bit I
2
S compatible L/H 48fs
TDM256 0 1
0 0 0 N/A
0 0 1 N/A
8 0 1 0 24-bit MSB justified 256fs
9 0 1 1 24-bit I
2
S compatible 256fs
10 1 0 0 24-bit LSB justified 256fs
13 1 1 1 32-bit I
2
S compatible 256fs
TDM128 1 1
0 0 0 N/A
0 0 1 N/A
15 0 1 1 24-bit I
2
S compatible 128fs
19 1 1 1 32-bit I
2
S compatible 128fs
Table 6. AK4414 Audio I/F Format
DEM1 DEM0 Mode
0 0 44.1kHz
0 1 OFF < Default >
1 0 48kHz
1 1 32kHz
Table 7. De-emphasis Control
SD SLOW Mode
0 0 Sharp roll-off filter
0 1 Slow roll-off filter
1 0 Short delay sharp roll-off < Default >
1 1 Short delay slow roll-off
Table 8. Digital Filter Setting
[AKD4414-SA]
[KM109500] 2012/07
- 6 -
4) Power ON
Switch Up: ON (H). Switch Down: OFF (L).
Power-down reset by SW1(PDN) and SW2(DIR-PDN) must be made once after power up the evaluation
board. Put the SW1 and SW2 to L for power-down reset of the AK4414 and AK4118A, and the return them
to H to release the power-down states.
[SW1] (PDN): Resets the AK4414 (Keep H during normal operation.)
This switch must be set to L once upon power up the evaluation board to reset the AK4414.
[SW2] (DIR-PDN): Resets the AK4118A (Keep H during normal operation.)
This switch must be set to L once upon power up the evaluation board to reset the
AK4118A. When not using the AK4118A, keep this switch to L.
[AKD4414-SA]
[KM109500] 2012/07
- 7 -
Board Control
The AKD4414-SA can be controlled via a USB port with a PC. Connect J2 (USB) connector to a PC with USB
cable. The control software is included in the AK4413-SA package. Refer to the Control Software Manual
paragraph for operational sequence of the control software.
External Analog Filter
The AKD4414 has a differential output circuit that outputs differential outputs of the AK4414 via a non-inverting
buffer (second order LPF, fs=106.4k, Q=0.698, G=+3.9dB) and a LPF (first order LPF, fs=284k, G=-0.84dB). A
low-noise and high-voltage operatinal amplifier the LME49710NA is used on the AKD4414. The output signal
from the BNC connector is about 2.8Vrms (Typ@VREF=5.0V).
220
100u
220
AOUTLN
1
0
k
6.8n
3
3
0
200
6.8n
6
4
3
2
7
10u
0.1u
0.1u
10u
10u
LME49710NA
220
100u 220
1
0
k
6.8n
3
3
0
200
6.8n
6
4
3
2
7
10u
0.1u
0.1u
10u
LME49710NA
0.1u
+
LME49710NA
0.1u
10u
100
4
3
2
1.0n
620
620
560
7
+
+
+
+
-
+
-
+
+
+
-
+
+
1.0n
Lch
-15V
+15V
6
5
6
0
AOUTLP
Figure 2. External Analog Filter
AKD4414-SA
Filter
40kHz (Double) 80kHz (Quad)
Internal Filter -0.3dB -1dB
External LPF -0.12dB -1.3dB
Total -0.42dB -2.3dB
This table indicates typical values.
Table 9. Frequency Responses
[AKD4414-SA]
[KM109500] 2012/07
- 8 -
Capacitor between VREFH and VREFL pins
Low-frequency distortion can be improved by connecting a large capacitance capacitor between the VREFH pin
and the VREFL pin. (Figure 3) Capacitors between the VREFH pin and the VREFL pin are shown as C159 and
C160 in the circuit diagram.
Figure 3. THD+N vs. Input Frequency Comparison by Capacity
C=1000uF C=2200uF
C=470uF C=220uF C=10uF
[AKD4414-SA]
[KM109500] 2012/07
- 9 -
CONTROL SOFTWARE MANUAL
Evaluation Board and Control Software Settings
1. Set up the evaluation board as needed. According to the previous terms.
2. Connect the evaluation board and a PC with USB cable.
3. USB control is recognized as HID (Human Interface Device) on PC. When it is not recognized properly, please
disconnect the evaluation board once and reconnect it to the PC.
4. Insert the CD-ROM labeled AKD4414 Evaluation Kit into the CD-ROM drive.
5. Access the CD-ROM drive and double-click the icon akd4414-sa.exe to open the control program.
6. Begin evaluation by following the procedure below.
Figure 4. Control Software Window
[AKD4414-SA]
[KM109500] 2012/07
- 10 -
Operation Overview
Register map is controlled by this control software.
Frequently used buttons such as the register initializing button Write Default, are located outside of the tab
window. Refer to the Dialog Boxes section for details of each dialog box setting.
1. [Port Reset]: Resets the USB port of the main board.
Click this button after the control software starts up when a PC is connected to J2 (USB) port
of the AKD4414.
2. [Write Default]: Initializes register values.
Use this button to initialize the registers after the device is reset by hardware reset.
3. [All Write]: Executes all write commands of displayed registers.
4. [Save]: Saves current register settings as a file.
5. [Load]: Executes data write from a saved file.
6. [All Reg Write]: All Reg Write dialog box pops up.
7. [Data R/W]: Data R/W dialog box pops up.
8. [Sequence]: Sequence dialog box pops up.
9. [Sequence(File)]: Sequence(File) dialog box pops up.
[AKD4414-SA]
[KM109500] 2012/07
- 11 -
Tab Descriptions
1. [REG]: Register Map
This tab is for register read and write.
Each bit on the register map is a push-button switch.
Button Down indicates 1 and the bit name is shown in red (when read-only, the name is shown in dark red).
Button Up indicates 0 and the bit name is shown in blue (when read-only, the name is shown in gray)
Grayed out registers are read-only registers. They can not be controlled.
The registers which are not defined on the datasheet are indicated as ---.
Figure 5. REG Window
[AKD4414-SA]
[KM109500] 2012/07
- 12 -
[Write]: Data Write Dialog
Select the [Write] button located on the right of the each corresponding address when changing two or more
bits on the same address simultaneously.
Click the [Write] button for the register pop-up dialog box shown below.
When the checkbox next to the register name is checked, the data will become 1. When the checkbox is
not checked, the data will become 0. Click [OK] to write the set values to the registers, or click [Cancel] to
cancel this setting.
Figure 6. Register Set Window
[AKD4414-SA]
[KM109500] 2012/07
- 13 -
Dialog Boxes
1.[All Req Write]
Click [All Reg Write] button in the main window to open register setting files.
Register setting files saved by [SAVE] button can be applied.
Figure 7. All Reg Write Window
[Open (left)] : Open a register setting file (*.akr).
[Write] : Executes register writing.
[Write All] : Executes all register writings.
Writings are executed in descending order.
[Help] : A help window pops up.
[Save] : Saves register setting file assignment. The file name is *.mar.
[Open (right)] : Open a register setting assignment file that is saved as *. mar.
[Close] : Closes the dialog box and finishes this process.
Operating Suggestions
(1) Those files saved by [Save] button and opened by [Open] button on the right of the dialog *.mar should be
stored in the same folder.
(2) When register settings are changed by [Save] button in the main window, re-read the file to reflect new
register settings.
[AKD4414-SA]
[KM109500] 2012/07
- 14 -
2.[Data R/W]
Click the [Data R/W] button in the main window to open the data read/write dialog box shown below.
A data write is executed to specified address.
Figure 8. Data R/W Window
[Address] Box : Input write data address in hexadecimal numbers for data writing.
[Data] Box : Input start data in hexadecimal numbers.
[Mask] Box : Input mask data in hexadecimal numbers.
This value ANDed with the write data becomes the input data.
[Write] Button : Writes data to the address specified in Address box(Note 4).
[Close] Button : Closes the dialog box.
Data write can be cancelled by this button instead of [Write] button.
Note 4. The register map will be updated after executing the [Write] command.
[AKD4414-SA]
[KM109500] 2012/07
- 15 -
3.[Sequence]
Click the [Sequence] button to open register sequence setting dialog box shown below.
Register sequence can be set in this dialog box.
Figure 9. Sequence Window
Sequence Setting
Set register sequence according to the following process bellow.
(1) Select a command
Use [Select] pull-down box to choose commands.
Corresponding boxes will be valid.
< Select Pull-down menu >
No_use : Not using this address
Register : Register write
Reg(Mask) : Register write (Masked)
Interval : Takes an interval
Stop : Pauses the sequence
End : Ends the sequence
[AKD4414-SA]
[KM109500] 2012/07
- 16 -
(2) Input sequence
[Address] : Data address
[Data] : Write data
[Mask] : Mask
The value in the [Data] box is ANDed with the value in the [Mask] box. This data
becomes the actual input data.
When Mask = 0x00, current setting is hold.
When Mask = 0xFF, the 8bit data which is set in the [Data] box is written.
When Mask =0x0F, lower 4bit data which is set in the [Data] box is written.
Upper 4bit is hold to current setting.
[ Interval ] : Interval time
Valid boxes for each process command are shown bellow.
No_use : None
Register : [Address], [Data], [Interval]
Reg(Mask) : [Address], [Data], [Mask], [Interval]
Interval : [Interval]
Stop : None
End : None
Control Buttons
Functions of Control Buttons are shown bellow.
[Start] Button : Executes the sequence
[Help] Button : A help window pops up.
[Save] Button : Saves sequence settings as a file. The file name is *.aks.
[Open] Button : Open a sequence setting file *.aks.
[Close] Button : Closes the dialog box and finish the process.
Stop of the sequence
When Stop is selected in the sequence, the process is paused. It starts again when the [Start] button is
clicked. Restart step number is shown in the Start Step box. When executing the process until the end of
sequence, the Start Step value will return to 1.
The sequence can be started from any step by writing the step number to the Start Step box.
Write 1 to the Start Step box and click [Start] button, when restarting the process from the beginning.
[AKD4414-SA]
[KM109500] 2012/07
- 17 -
4.[Sequence(File)]
Click the [Sequence(File)] button to open sequence setting file dialog box shown below.
Files saved in the Sequence setting dialog can be applied in this dialog.
Figure 10. Sequence(File) Window
[Open (left)] : Open a sequence setting file (*.aks).
[Start] : Executes the sequence setting.
[Start All] : Executes all sequence settings.
Sequences are executed in descending order.
[Help] : A help window pops up.
[Save] : Saves a sequence setting file assignment. The file name is *.mas.
[Open(right)] : Open a saved sequence setting file assignment *. mas.
[Close] : Closes the dialog box and finish the process.
Operating Suggestions
(1) Files saved by the [Save] button and opened by the [Open] button on the right of the dialog *.mas
should be stored in the same folder.
(2) When Stop is selected in the sequence the process will be paused and the message box shown below
pops up. Click OK to continue the process.
Figure 11. Sequence Pause Window
[AKD4414-SA]
[KM109500] 2012/07
- 18 -
Measurement Results
[Measurement condition]
Measurement unit : Audio Precision System two Cascade (AP2)
MCLK : 512fs (44.1kHz), 256fs (96kHz), 128fs (192kHz)
BICK : 64fs
fs : 44.1kHz, 96kHz, 192kHz
Bit : 24bit
Power Supply : AVDD= DVDD=3.3V, VDD1, 2=VREFH1, 2=5V
Interface : Internal DIR (44.1kHz, 96kHz, 192kHz)
Temperature : Room
Operational Amplifiers : LME49710NA
fs=44.1kHz
Parameter Input signal Measurement filter
Results
LOUT1 / ROUT1 LOUT2 / ROUT2
S/(N+D) 1kHz, 0dB 20kHz SPCL LPF 105.0 / 105.3 108.5 / 104.9
DR 1kHz, -60dB 117.5 / 117.5 117.5 / 117.5
A-weighted 120.0 / 119.9 119.6 / 119.7
S/N 0 data 20kHz SPCL LPF 117.6 / 117.5 117.5 / 117.5
A-weighted 120.0 / 119.9 119.9 / 119.9
fs=96kHz
Results
S/(N+D) 1kHz, 0dB 40kHz LPF 104.5 / 105.0 107.7 / 104.2
DR 1kHz, -60dB 114.7 / 114.4 114.6 / 114.6
A-weighted 119.9 / 119.7 119.9 / 119.8
S/N 0 data 40kHz LPF 114.7 / 114.3 114.7 / 114.6
A-weighted 120.0 / 119.8 120.0 / 120.0
fs=192kHz
Results
S/(N+D) 1kHz, 0dB 40kHz LPF 104.2 / 103.7 106.0 / 104.1
DR 1kHz, -60dB 113.9 / 111.9 112.9 / 112.3
A-weighted 118.8 / 115.9 117.2 / 116.0
S/N 0 data 40kHz LPF 114.4 / 114.2 114.5 / 114.4
A-weighted 119.6 / 119.6 119.8 / 119.8
[AKD4414-SA]
[KM109500] 2012/07
- 19 -
Plots
fs=44.1kHz
FFT1 (fin=1kHz, Input Level=0dBFS)
AKM AK4414 FFT (0dBFS Input) [ LOUT1/ROUT1 ]
AVDD=DVDD=3.3V, VDD1,2=VREFH1,2=5V, MCLK=512fs, fs=44.1kHz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
Figure 12. LOUT1/ROUT1 Figure 13. LOUT2/ROUT2
FFT2 (fin=1kHz, Input Level=-60dBFS)
AKM AK4414 FFT (-60dBFS Input) [ LOUT1/ROUT1 ]
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
FFT3 (Noise Floor)
AKM AK4414 FFT (No Signal Input) [ LOUT1/ROUT1 ]
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 20 -
FFT4 (Out of Band Noise)
AKM AK4414 Out of Band Noise [ LOUT1/ROUT1 ]
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 100k 50 100 200 500 1k 2k 5k 10k 20k 50k
Hz
AKM AK4414 Out of Band Noise [ LOUT2/ROUT2 ]
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
20 100k 50 100 200 500 1k 2k 5k 10k 20k 50k
Hz
THD+N vs. Input Level
AKM AK4414 THD+Nvs. Input Level [ LOUT1/ROUT1 ]
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
THD+N vs. Input Frequency
AKM AK4414 THD+Nvs. Input Frequency [ LOUT1/ROUT1 ]
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 21 -
Linearity
AKM AK4414 Linearity [ LOUT1/ROUT1 ]
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
Frequency Response
AKM AK4414 Frequency Response [ LOUT1/ROUT1 ]
-0.5
+0.5
-0.4
-0.3
-0.2
-0.1
+0
+0.1
+0.2
+0.3
+0.4
d
B
r
A
1k 20k 2k 3k 4k 5k 6k 7k 8k 9k 10k 11k 12k 13k 14k 15k 16k 17k 18k 19k
Hz
-0.5
+0.5
-0.4
-0.3
-0.2
-0.1
+0
+0.1
+0.2
+0.3
+0.4
d
B
r
A
Hz
Crosstalk
AKM AK4414 Crosstalk [ LOUT1/ROUT1 ]
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
20 20k 50 100 200 500 1k 2k 5k 10k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 22 -
fs=96kHz
AVDD=DVDD=3.3V, VDD1,2=VREFH1,2=5V, MCLK=256fs, fs=96kHz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
FFT2 (fin=1kHz, Input Level=0dBFS, Notch)
AKM AK4414 FFT (0dBFS Input)[ LOUT1/ROUT1 ]
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 23 -
FFT4 (Noise Floor)
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 24 -
Linearity
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
Frequency Response
-0.5
+0.5
-0.4
-0.3
-0.2
-0.1
+0
+0.1
+0.2
+0.3
+0.4
d
B
r
A
Hz
-0.5
+0.5
-0.4
-0.3
-0.2
-0.1
+0
+0.1
+0.2
+0.3
+0.4
d
B
r
A
Hz
Crosstalk
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
40 40k 50 100 200 500 1k 2k 5k 10k 20k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 25 -
fs=192kHz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
FFT2 (fin=1kHz, Input Level=0dBFS, Notch)
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 26 -
FFT4 (Noise Floor)
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-180
+0
-170
-160
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
-140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-130
-90
-125
-120
-115
-110
-105
-100
-95
d
B
r
A
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 27 -
Linearity
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
-150
+0
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
-150 +0 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10
dBFS
Frequency Response
-2.4
+0.4
-2.2
-2
-1.8
-1.6
-1.4
-1.2
-1
-0.8
-0.6
-0.4
-0.2
+0
+0.2
d
B
r
A
5k 80k 10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 60k 65k 70k 75k
Hz
-2.4
+0.4
-2.2
-2
-1.8
-1.6
-1.4
-1.2
-1
-0.8
-0.6
-0.4
-0.2
+0
+0.2
d
B
r
A
5k 80k 10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 60k 65k 70k 75k
Hz
Crosstalk
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
-150
-90
-145
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
d
B
90 80k 200 500 1k 2k 5k 10k 20k 50k
Hz
[AKD4414-SA]
[KM109500] 2012/07
- 28 -
Revision History
IMPORTANT NOTICE
These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei
Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
Descriptions of external circuits, application circuits, software and other related information contained in this
document are provided only to illustrate the operation and application examples of the semiconductor products.
You are fully responsible for the incorporation of these external circuits, application circuits, software and other
related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by
you or third parties arising from the use of these information herein. AKM assumes no liability for infringement
of any patent, intellectual property, or other rights in the application or use of such information contained herein.
Any export of these products, or devices or systems containing them, may require an export license or other
official approval under the law and regulations of the country of export pertaining to customs and tariffs,
currency exchange, or strategic materials.
AKM products are neither intended nor authorized for use as critical components
Note1)
in any safety, life support,
or other hazard related device or system
Note2)
, and AKM assumes no responsibility for such use, except for the use
approved with the express written consent by Representative Director of AKM. As used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to
result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system
containing it, and which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of
safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to
function or perform may reasonably be expected to result in loss of life or in significant injury or damage to
person or property.
It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise
places the product with a third party, to notify such third party in advance of the above content and conditions,
and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless
from any and all claims arising from the use of said product in the absence of such notification.
Date
(YY/MM/DD)
Manual
Revision
Board
Revision
Reason Page Contents
12/07/02 KM109500 0 First edition -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H
L
DVDD
BICK/DCLK
SDATA1/DSDL1
SDATA2/DSDL2
TDM1/DSDR1
LRCK/DSDR2
SMUTE/CSN
SD/CAD0
DEM0/CCLK
DEM1/CDTI
DIF0/CAD1
D
IF
1
/D
Z
F
1
D
IF
2
P
S
N
A
C
K
S
/D
Z
F
2
T
D
M
0
S
L
O
W
A
V
D
D
M
C
L
K
AOUTL2N
AOUTL2P
AOUTR1P
AOUTR1N
VREFH2
VREFH1
AOUTR2P
AOUTR2N
AOUTL1N
AOUTL1P
V
D
D
2
V
D
D
1
Title
Size Document Number Rev
Date: Sheet of
AK4414
0
AKD4414-SA
A3
1 6 Wednesday, June 27, 2012
Title
Date: Sheet of
AK4414
0
AKD4414-SA
A3
Title
Date: Sheet of
AK4414
0
AKD4414-SA
A3
R7 51
+
C1
10u(A)
R18 51
+
C15 10u(A)
+
C3 10u(A)
U1
AK4414
PDN
1
BICK/DCLK
2
SDATA1/DSDL1
3
SDATA2/DSDL2
4
TDM1/DSDR1
5
LRCK/DSDR2
6
SMUTE/CSN
7
SD/CAD0
8
DEM0/CCLK
9
DEM1/CDTI
10
DIF0/CAD1
11
D
IF
1
/D
Z
F
1
1
2
D
IF
2
1
3
P
S
N
1
4
A
C
K
S
/D
Z
F
2
1
5
T
S
T
O
1
3
8
T
S
T
O
2
3
9
S
L
O
W
1
7
T
E
S
T
1
8
V
C
M
2
1
9
A
O
U
T
R
2
P
2
0
V
D
D
2
2
2
VSS2
23
VREFL2
24
VREFH2
25
AOUTL2N
26
AOUTL2P
27
NC
28
AOUTR1P
29
AOUTR1N
30
VREFH1
31
VREFL1
32
VSS1
33
V
D
D
1
3
4
V
C
M
1
3
7
A
O
U
T
L
1
P
3
6
A
O
U
T
L
1
N
3
5
T
D
M
0
1
6
A
O
U
T
R
2
N
2
1
A
V
D
D
4
0
A
V
S
S
4
1
M
C
L
K
4
2
D
V
S
S
4
3
D
V
D
D
4
4
C5
0.01u(F)
R20
0
R10 51
R2
0
R8
(open)
SW1
PDN
1
3
4
5
6
R12 51
R9 10
R
2
4
5
1
R
2
6
5
1
R1
5.1
R21 1M
R13 51
R15 51
+
C6 10u(A)
C8
0.1u
R17
(open)
R19 51
JP2
DZF2
R6 51
R
2
2
5
1
+
C160
220u(A)
+
C14 10u(A)
R11 51
R16 10
C13 0.01u(F)
R3
0
C4
0.01u(F)
R
2
3
5
1
R5 0
+C159
220u(A)
+C10
10u(A)
+
C12
10u(A)
R
2
5
5
1
C11
0.01u(F)
R
2
7
5
1
U2
TC7SZ17AFS
IN
1
GND
2
NC
3
OUT
4
Vcc
5
JP1
DZF1
C9
0.01u(F)
R14 51
C7 0.01u(F)
+
C2
10u(A)
R4 1M
- 29 -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SDATA1/DSDL1
BICK/DCLK
MCLK
LRCK/DSDR2
SDATA2/DSDL2
H
L
OCKS1
OCKS0
DIR-MCLK
DSP-MCLK
DIR-BICK
DSP-BICK/DCLK
DSP-SDATA2/DSDL2
DIR-LRCK
DSP-LRCK/DSDR2
DSP-SDATA1/DSDL1
DIR-SDATA
OCKS0
OCKS1
DIRVDD
D3V
DIRVDD
MCLK
BICK/DCLK
DIRVDD
LRCK/DSDR2
SDATA1/DSDL1
SDATA2/DSDL2
DIRVDD
Title
Date: Sheet of
DIR
0
AKD4414-SA
A3
Title
Date: Sheet of
DIR
0
AKD4414-SA
A3
Title
Date: Sheet of
DIR
0
AKD4414-SA
A3
+
C16
10u(A)
R45 51
R34 0
R31 (open)
J1
COAX
1 2
3
4
5
R41 0
R43 47k
+ C23
10u(A)
PORT2
DSP
10
8
6
4
2 1
3
5
7
9
R48 0
SW2
DIR-PDN
1
3
4
5
6
+
C17
10u(A)
R29 (open)
R49
75
R35 (open)
C19
0.01u(F)
R47 10k
C21
0.01u(F)
U3
AK4118A
IPS0/RX4
1
NC
2
DIF0/RX5
3
TEST2
4
DIF1/RX6
5
VSS1
6
DIF2/RX7
7
IPS1/IIC
8
P/SN
9
XTL0
10
XTL1
11
T
V
D
D
1
3
N
C
/G
P
1
1
4
T
X
0
/G
P
2
1
5
T
X
1
/G
P
3
1
6
B
O
U
T
/G
P
4
1
7
C
O
U
T
/G
P
5
1
8
U
O
U
T
/G
P
6
1
9
V
O
U
T
/G
P
7
2
0
D
V
D
D
2
1
V
S
S
2
2
2
M
C
K
O
1
2
3
BICK
26
MCKO2
27
DAUX
28
XTO
29
XTI
30
PDN
31
CM0/CDTO/CAD1
32
CM1/CDTI/SDA
33
OCKS1/CCLK/SCL
34
OCKS0/CSN/CAD0
35
INT0
36
A
V
D
D
3
8
R
3
9
V
C
O
M
4
0
V
S
S
3
4
1
R
X
0
4
2
N
C
4
3
R
X
1
4
4
T
E
S
T
1
4
5
R
X
2
4
6
V
S
S
4
4
7
R
X
3
4
8
VIN/GP0
12
L
R
C
K
2
4
SDTO
25
IN
T
1
3
7
L1 47u
1 2
R40 0
R37 (open)
R39 0
C20
0.1u
+
C25
10u(A)
R42 0
R28 0
R33 (open)
C26 0.1u
U4
TC7SZ17AFS
IN
1
GND
2
NC
3
OUT
4
Vcc
5
R44 47k
R46 (open)
R36 0
C22
0.1u
R30 0
+
C24
10u(A)
R38 0
PORT1
OPT
OUT
1
VCC
3
GND
2
R32 0
SW3
4
3
1
2
C18
0.01u(F)
- 30 -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
XTI
XTO
DIF2
DIF1
DIF0/CAD1
DEM1
DEM0
PSN
ACKS
SD/CAD0
SLOW
TDM1
TDM0
SMUTE
VDD
MCLR
PGD
PGC
GND
USB-RST
PSN
CSN
SMUTE
CCLK
DEM0
CDTI
DEM1
TDM1
D3V
TDM1/DSDR1
DEM1/CDTI
DEM0/CCLK
SMUTE/CSN
DIF2
DIF1/DZF1
DIF0/CAD1
PSN
ACKS/DZF2
SD/CAD0
SLOW
TDM0
D3V D3V
Title
Date: Sheet of
SW & Control I/F
0
AKD4414-SA
A3
Title
Date: Sheet of
SW & Control I/F
0
AKD4414-SA
A3
Title
Date: Sheet of
SW & Control I/F
0
AKD4414-SA
A3
C36 1u
C31 2.2u
+
C28
10u(A)
C34 22p
R
5
2
1
0
k
C30
0.1u
R65 0
SW4
12
11
10
9
8
7
1
2
3
4
5
6
R63 51
+
C38
10u(A)
C32
0.1u
JP3
DSDR1
J2
USB
VUSB
1
D-
2
D+
3
GND
4
R60 100
C37
0.1u
JP4
PIC
1
2
3
4
5
R
5
6
(
o
p
e
n
)
R59 100
R
5
5
(
o
p
e
n
)
R61 51
R57 100
T
1
5
V
=
>
3
.
3
V
T
K
7
3
6
3
3
A
M
E
N
C
1
V
o
u
t
2
P
C
L
3
G
N
D
4
N
C
8
V
in
7
N
C
5
V
c
o
n
t
6
R58
100k
R
5
4
(
o
p
e
n
)
U6
TC74VHC157FK
SELECT
1
1A
2
1B
3
1Y
4
2A
5
2B
6
2Y
7
GND
8
3Y
9
3B
10
3A
11
4Y
12
4B
13
4A
14
ST
15
VCC
16
R
5
1
1
0
k
R
5
3
1
0
k
RP2
47k
6
5
4
3
2
1
SW5
12
11
10
9
8
7
1
2
3
4
5
6
C35 470n
+
C27
10u(A)
R62 51
C29
0.1u
RP1
47k
6
5
4
3
2
1
R50 4.7k
X1
20MHz
C33 22p
PIC18F4550
TQFP 44-PIN
U5
PIC18F4550
RC7/RX/DT/SDO
1
RD4/SPP4
2
RD5/SPP5/P1B
3
RD6/SPP6/P1C
4
RD7/SPP7/P1D
5
V
S
S
0
6
V
D
D
0
7
RB0/AN12/INT0/FLT0/SDI/SDA
8
RB1/AN10/INT1/SCK/SCL
9
RB2/AN8/INT2/VMO
10
RB3/AN9/CPP2/VPO
11
NC/ICCK/ICPGC
12
NC/ICDT/ICPGD
13
RB4/AN11/KBI0/CSSPP
14
RB5/KBI1/PGM
15
RB6/KBI2/PGC
16
RB7/KBI3/PGD
17
MCLR_N/Vpp/RE3
18
RA0/AN0
19
RA1/AN1
20
RA2/AN2/Vref-/CVref
21
RA3/AN3/Vref+
22
RA4/T0CKI/C1OUT/RCV
23
RA5/AN4/SS_N/HLVDIN/C2OUT
24
RE0/AN5/CK1SPP
25
RE1/AN6/CK2SPP
26
RE2/AN7/OESPP
27
V
D
D
1
2
8
V
S
S
1
2
9
OSC1/CLKI
30
OSC2/CLKO/RA6
31
RC0/T1OSO/T13CKI
32
NC/ICRST_N/ICVpp
33
NC/ICPORTS
34
RC1/T1OSI/CCP2/UOE_N
35
RC2/CCP1/P1A
36
VUSB
37
RD0/SPP0
38
RD1/SPP1
39
RD2/SPP2
40
RD3/SPP3
41
RC4/D-/VM
42
RC5/D+/VP
43
RC6/TX/CK
44
R64 0
- 31 -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
AOUTL1P
AOUTL1N
AOUTR1P
AOUTR1N
VOP+
VOP-
Title
Date: Sheet of
External LPF1
0
AKD4414-SA
A3
Title
Date: Sheet of
External LPF1
0
AKD4414-SA
A3
Title
Date: Sheet of
External LPF1
0
AKD4414-SA
A3
R100
0
R78
(open)
C73
100p(F)
C83
(open)
R106
560
R88 5.1
R70
10k
+
-
U9
LME49710NA
3
2
6
7
4
R105
220
R97
620
+
C40
100u(A)
R66
0
R99
620
C55
6.8n(F)
C74
1n(F)
R82
220
J3
LOUT1
1 2
3
4
5
+
C45
(short)
R86
200
C42
(open)
C77
6.8n(F)
+
-
U7
LME49710NA
3
2
6
7
4
C81
1n(F)
R103
0
R94
200
R81
220
R90
0
C68
0.01u(F)
R87
330
R95
560
C70
(open)
+
C53
100u(A)
C61
100p(F)
C76
(open)
C62
100p(F)
R74
620
C52
6.8n(F)
R71
620
R75
0
+
C78
(short)
R72
0
R76
100
C47
(open)
R102
(open)
J4
ROUT1
1 2
3
4
5
R108
200
+
-
U8
LME49710NA
3
2
6
7
4
C86
100p(F)
R107
10k
R101
100
C50
(open)
C54
100p(F)
C59
0.01u(F)
+C69
10u(A)
R104
220
+
C80
100u(A)
C65
100p(F)
R79
560
C66
0.01u(F)
R91
220
R96
330
+
-
U12
LME49710NA
3
2
6
7
4
R85 5.1
+
C67
10u(A)
C82
100p(F)
R92
220
C44
6.8n(F)
C79
(open)
C46
(open)
+
C64
100u(A)
R89 5.1
R93
10k
C56
(open)
C39
6.8n(F)
C49
100p(F)
R69
560
C85
100p(F)
R109
330
R98
0
+
C58
10u(A)
C41
100p(F)
C51
1n(F)
C63
6.8n(F)
C84
6.8n(F)
R73
200
C75
(open)
+C60
10u(A)
R83
10k
C71
6.8n(F)
R68
220
R80
0
C48
100p(F)
C43
1n(F)
C72
100p(F)
+
-
U10
LME49710NA
3
2
6
7
4
R77
330
R84 5.1
R67
220
C57
0.01u(F)
+
-
U11
LME49710NA
3
2
6
7
4
- 32 -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
AOUTL2P
AOUTL2N
AOUTR2P
AOUTR2N
VOP+
VOP-
Title
Date: Sheet of
External LPF2
0
AKD4414-SA
A3
Title
Date: Sheet of
External LPF2
0
AKD4414-SA
A3
Title
Date: Sheet of
External LPF2
0
AKD4414-SA
A3
R118
100
R131
330
R127
10k
C131
6.8n(F)
+
-
U16
LME49710NA
3
2
6
7
4
R133 5.1
C130
100p(F)
R146
(open)
R115
620
R120
0
R122
(open)
C121
100p(F)
C104
6.8n(F)
R149
220
R113
560
C133
100p(F)
+
-
U13
LME49710NA
3
2
6
7
4
C99
1n(F)
R138
200
+
C93
(short)
C125
6.8n(F)
R145
100
C91
1n(F)
C120
100p(F)
C94
(open)
C116
0.01u(F)
J5
LOUT2
1 2
3
4
5
C132
(open)
R152
200
+
C112
100u(A)
C127
(open)
C100
6.8n(F)
+
C101
100u(A)
C102
100p(F)
+
C106
10u(A)
+
C126
(short)
R126
220
C97
100p(F)
C105
0.01u(F)
R123
560
C87
6.8n(F)
C89
100p(F)
R117
200
C123
(open)
+
-
U17
LME49710NA
3
2
6
7
4
R112
220
R124
0
C96
100p(F)
R121
330
R128 5.1
R111
220
R125
220
C92
6.8n(F)
R150
560
R119
620
R151
10k
R114
10k
R140
330
C110
100p(F)
R141
620
+
C88
100u(A)
R116
0
C113
100p(F)
R135
220
J6
ROUT2
1 2
3
4
5
R110
0
R142
0
+C117
10u(A)
+
C128
100u(A)
C122
1n(F)
C95
(open)
R136
220
C103
(open)
+C108
10u(A)
C114
0.01u(F)
R143
620
C124
(open)
C129
1n(F)
C134
100p(F)
R137
10k C118
6.8n(F)
R147
0
+
C115
10u(A)
R148
220
R132 5.1
R134
0
+
-
U14
LME49710NA
3
2
6
7
4
C98
(open)
R130
200
+
-
U15
LME49710NA
3
2
6
7
4
R139
560
+
-
U18
LME49710NA
3
2
6
7
4
R144
0
C109
100p(F)
C90
(open)
C119
(open)
R153
330
C107
0.01u(F)
C111
6.8n(F)
R129 5.1
- 33 -
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VOP- VOP+
VREFH1
VDD1
VDD2
VREFH2
AVDD
DVDD
D3V
Title
Date: Sheet of
Power Supply
0
AKD4414-SA
A3
Title
Date: Sheet of
Power Supply
0
AKD4414-SA
A3
Title
Date: Sheet of
Power Supply
0
AKD4414-SA
A3
R156
6.8k
R160
1
C139
100p(F)
+
C144
100u(A)
C152
0.1u
J8
GND
C146
100p(F)
+
C145
100u(A)
C150
100p(F)
C143
100p(F)
R157
5.1k
Q4
SB1188 CSC
C147
220p(F)
R168
3.3k
R162
10k
D2
HZ2CLL
Q1 BCP 56
J9
-15V
R167
5.1k
+
C148
100u(A)
+
C153
470u(A)
R154 0
+C136
100u(A)
+
C155
100u(A)
+
C135
100u(A)
R173
390
R159 0
U19
AD817A/AD
NC
1
-IN
2
+IN
3
V-
4
NC
8
V+
7
OUT
6
NC
5
C158
220p(F)
C157
100p(F)
R163
3.6k
R166
6.8k
D1
HZ2ALL
R170
1
C154
100p(F)
C138
0.1u
+
C151
470u(A)
R158
3.9k
+
C156
100u(A)
R169 0
C141
0.1u
+
C142
470u(A)
U20
AD817A/AD
NC
1
-IN
2
+IN
3
V-
4
NC
8
V+
7
OUT
6
NC
5
R165 0
+
C140
470u(A)
Q2
2SB1188 CSC
R172
3.3k
Q3 BCP 56
+
C137
100u(A)
D3
HZ2ALL
R164 0
R171
6.8k
R155 0
J7
+15V
C149
0.1u
R161 0
D4
HZ2ALL
- 34 -

AK4414EQ Eval Board Rev0

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

AK4414EQ Eval Board Rev0

Uploaded by

Copyright:

Available Formats

[AKD4414-SA]

You might also like