Professional Documents
Culture Documents
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
AbstractA new acdc single-stage voltage-fed pulsewidthmodulation (PWM) full-bridge converter is proposed in this paper.
The converter can simultaneously perform input power factor
correction and dcdc conversion using conventional phase-shift
PWM and can maintain a primary-side dc bus voltage of less
than 450 V even at a high input line voltage of 265 Vrms . This
is a combination of features that few, if any, other converters of
the same type have. The proposed converter has these features
due to the novel implementation of an asymmetrical auxiliary
transformer winding that is placed in series with the input inductor and acts as a boost switch. In this paper, the operation
of the proposed converter is explained in detail, its outstanding
features are discussed, and a detailed design procedure is given
and demonstrated with an example. Experimental results that
confirm the feasibility of the converter and its ability to meet
IEC1000-3-2 Class D standards for electrical equipment are also
presented in this paper.
Index TermsACDC power conversion, full bridge, magnetic
switch, power factor correction (PFC), single-stage converters.
I. I NTRODUCTION
Manuscript received April 17, 2008; revised June 16, 2009. First published
July 7, 2009; current version published November 6, 2009. This work was
supported by the Natural Science and Engineering Research Council of Canada.
P. Das and G. Moschopoulos are with the Department of Electrical and
Computer Engineering, The University of Western Ontario, London, ON N6A
5B9, Canada (e-mail: pdas2@ uwo.ca; gmoschopoulos@eng.uwo.ca).
S. Li was with the Department of Electrical and Computer Engineering, The University of Western Ontario, London, ON N6A 5B9, Canada.
She is now with Intel Corporation, DuPont, WA 98327-9728 USA (e-mail:
shumin.li@intel.com).
Digital Object Identifier 10.1109/TIE.2009.2026386
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
control, which makes it difficult to optimize their design as they must be able to operate over a wide range
of switching frequency. For example, the characteristics of the voltage-fed resonant converters proposed in
[20][24] with respect to the dc bus capacitor voltage
are dependent on the fine tuning of the resonant tank
components.
4) They are current-fed converters with a boost inductor
connected to the input of the full-bridge circuit [24]
[26]. They can achieve a near-unity input pf but lack
an energy-storage capacitor across the primary-side dc
bus. The absence of such a capacitor can result in the
appearance of high voltage overshoots and ringing across
the dc bus whenever a converter switch is turned off,
unless some preventative measure is implemented, which
results in a loss of efficiency. It also causes current-fed
single-stage converters to have an output voltage with a
large low-frequency 120-Hz ripple that restricts their use
to applications where a tightly regulated output voltage is
not required.
In [27], a promising single-stage voltage-fed PWM fullbridge converter was proposed, but its characteristics were not
well known, and thus, its strengths were not properly taken
advantage of; this topology will be the focus of this paper.
In this paper, the operation of the converter is explained and
analyzed in detail, its outstanding features are discussed, and
a detailed design procedure is given and demonstrated with
an example. Experimental results that confirm the feasibility
of the converter and its ability to meet IEC1000-3-2 Class D
standards for electrical equipment [30] are also presented in
this paper. The proposed single-stage voltage-fed PWM fullbridge converter has none of the aforementioned drawbacks
and is, thus, superior to other previously proposed converters of
the same typeincluding converters such as the ones proposed
in [11], [16], [18], and [19] in previous editions of these
transactions.
II. C ONVERTER O PERATION
The converter shown in Fig. 1 operates like a standard PWM
full-bridge converter. Energy is transferred from the dc bus
capacitor Cb whenever a pair of diagonally opposed switches
is on. No energy is transferred when the converter is in a
freewheeling mode of operation, where the two top switches or
the two bottom switches are both on and the voltage across the
transformer primary is zero. By appropriately alternating the sequence of energy transfer and freewheeling modes, an ac square
voltage is impressed across the transformer primary winding,
which is then stepped down by the transformer, rectified by
the output diodes, then filtered by the output inductorcapacitor
(LC) filter to produce an output dc voltage.
While it is performing dcdc conversion, the converter is
also performing input PFC due to the transformer winding
Naux , which is an auxiliary winding taken from the main power
transformer. A voltage is impressed across the main transformer
primary winding whenever switches S2 and S3 are on. The
polarity of this voltage is such that it causes a voltage with a
4883
4884
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
(5)
(6)
Also, during this interval, the output inductor current Iout,k falls
with a slope of
Vo
diout,k
= .
dt
Lo
(1)
(2)
Vb
N
Vo
Lo
(3)
and it reaches its peak value at the end of the interval when
t = t1 . The output current is discontinuous, and its peak value
can be expressed by
Vb
Vo DTsw
1
Iout,k (t1 ) = N
(4)
2
Lo
(7)
(8)
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
Fig. 4.
4885
4886
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
Fig. 6. Input voltage waveform and input current envelope showing the dead
angle .
4887
When current flows through the auxiliary winding, the transformer primary current is the sum of the reflected current
from the secondary and that from the auxiliary winding. When
current does not flow through the auxiliary winding, the primary current is only the reflected current from the secondary.
The transformer should be designed to accommodate this dc
offset like any other transformer that must operate without full
demagnetization.
Due to the presence of the auxiliary winding and the way it
is implemented, the proposed converter is currently the only
voltage-fed single-stage acdc full-bridge converter that can
operate with standard phase-shift PWM and with a dc bus
voltage that does not exceed the standard accepted voltage of
450 Veven if its input voltage is the maximum high line
voltage of 265 Vrms .
IV. C ONVERTER D ESIGN
A procedure for the design of the converter is presented
in this section and is demonstrated with an example. For the
example, the converter is to be designed according to the following specifications: output voltage Vo = 48 V, input voltage
Vin = 90265 Vrms , output power Po = 600 W, and switching
frequency fsw = 1/Tsw = 50 kHz. The dc bus capacitor should
not exceed 450 V for any operating condition. Since the design
will follow IEC1000-3-2 Class D standards for harmonic content, a pf ranging between 0.88 and 0.95 and a total harmonic
distortion (THD) that is less than or equal to 45% will be
considered acceptable [2].
Step 1Establish Appropriate Value for Maximum
Converter Duty Cycle Dmax : The maximum duty cycles
Dmax that the converter can operate with are determined by
the switch and the controller that are used. A typical value of
Dmax would be 0.7, as many controllers for phase-shift PWM
full-bridge converters use current-sensing transformers that
require a certain amount of time to reset [2], [11], [29]. The
value of Dmax that will be used in this example is Dmax = 0.7.
Step 2Determine Value for Output Inductor Lo : The
output inductor should be designed so that the output current is
made to be discontinuous under all operating conditions. This is
to avoid the possibility of the primary-side dc bus voltage Vbus
to exceed 450 V, which may happen under certain operating
conditionsparticularly if the input inductor is designed so
that the input current is made to be always discontinuous and
thus bounded by a sinusoidal envelope. This phenomenon is
common to all voltage-fed single-stage acdc converters and is
explained in detail in [15].
The maximum value of Lo should be the value of Lo with
which the converters output current will be on the boundary between being continuous and discontinuous when the converter
is operating with minimum input voltage, maximum duty cycle
(Dmax ), and full load (Po,max ). If this condition is met, then
the output current will be discontinuous for all other converters
operating conditions. The maximum value of Lo can therefore
be determined to be
Lo,max =
Vo2
Po,max
(1 Dmax ) Tsw
.
2
2
(9)
4888
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
1
2
sin 2
(11)
A
2
where
3
sin 2 + ( 2) sin2
2
2
1
pf =
.
T HD 2
+
1
100
A=
(12)
(13)
Fig. 7. Variation of THD (in percent) and pf for different values of auxiliary
winding turns ratio at input voltages of 100 and 230 Vrms .
Vbus,min
Dmax .
Vo
(14)
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
4889
TABLE I
C OMPONENT VALUES FOR P ROPOSED C ONVERTER AND C ONVERTER IN [11]
(16)
(17)
is,k =
Vbus
(18)
is the average current of the kth switching interval. By substituting the value of is,k into (16), Pin can be expressed as
Pin =
D 2 Nx
K
8Lin fsw
(19)
where
1
K=
|vs,k |
Vbus
(20)
Vbus
Vbus
D2
Vo
.
(21)
Po =
4Lo fsw
N
N
Assuming the converter to be lossless and equating Pin in (19)
with Po in (21), the following expression containing Vbus can
be obtained:
Vbus
Vbus
Lo
Vo
= Nx
K.
(22)
N
N
Lin
Now, closely observing the integral K given by (20), it can
easily be found that K is a function of Vbus only. Hence, for
the unknown values of Vbus , K can be evaluated as a function
of Vbus only. For the case when Vin = 265 Vrms , the value of
Vbus will be approximately 393 V.
The component values and the component stresses of the
proposed converter are compared to those of the converter proposed in [11] designed with the same specifications in Tables I
and II. The following should be noted.
1) The input current of the converter proposed in [11] is
more distorted because the converter must be designed
with a 1 : 0.5 turns ratio instead of a 1 : 0.7 turns ratio.
This creates larger deadband regions in the input current
and makes the converter operate with a lower input pf.
2) The input current of the converter proposed in [11] has
a larger root-mean-square (rms) value because of the
additional distortion due to the larger deadband regions.
3) The input current of the converter proposed in [11] has
a much larger peak value because the converter needs to
operate with a much smaller input inductance. If the converter was implemented with a larger input inductor, then
the input current would no longer be fully discontinuous
4890
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
TABLE II
P ERFORMANCE FACTOR C OMPARISON B ETWEEN P ROPOSED C ONVERTER AND C ONVERTER IN [11]
Fig. 8. Typical input voltage and current waveforms. Vin = 110 Vrms ; Po =
600 W; scale: V = 75 V/div., I = 10 A/div., and t = 4 ms/div.
Fig. 9. Typical transformer primary voltage, input inductor current, and output
current at 110-Vrms input and 600-W output. Scale: Vpri = 100 V/div.,
ILin = 10 A/div., ILo = 5 A/div., and t = 10 s/div.
V. E XPERIMENTAL R ESULTS
An experimental prototype was built to verify the feasibility
of the proposed converter. It was designed for the following specifications: input voltage Vin = 90265 Vrms , output
voltage Vo = 48 V, maximum output power Po,max = 600 W,
and switching frequency fsw = 50 kHz. The converter was
implemented with the following parameters: Lin = 16 H,
Lo = 5 H, N = N1 : N2 = 2.5, and Nx = Naux : N1 = 0.7.
IRFP460 MOSFETs were used for switches S1 S4 , and
Daux1 and Daux2 are implemented with GaAs Schottky diodes
DGSK40-025A, while output rectifier diodes are implemented
with GaAs Schottky diodes DGS20-018A. A standard UC3879
IC was used as the controller.
Fig. 8 shows the input voltage and the input current waveforms when the converter is operating with Vin = 110 Vrms
and Po = 600 W. Fig. 9 shows the transformer primary voltage
waveform when the converter is operating with Vin = 110 Vrms
Fig. 10. Typical transformer primary voltage and current waveform. Vin =
110 Vrms ; Po = 600 W; scale: V = 125 V/div., I = 15 A/div., and t =
5 s/div.
and Po = 600 W, along with the input and the output inductor
current waveforms. From the waveforms in Fig. 9, it can be
seen that the frequency of the input inductor current is half that
of the output inductor current; this difference in frequency is
due to the asymmetrical auxiliary winding. Fig. 10 shows the
typical transformer primary voltage and current waveforms.
Fig. 11 shows a typical dc bus voltage waveform. Fig. 12
shows the typical auxiliary diode waveforms. Fig. 13 shows the
experimental converter efficiency, which is around 92% at full
load. This is comparable to that of a conventional two-stage
converter.
Fig. 14 shows the dc bus voltage Vbus versus the output load
for various input voltages; it can be seen that the dc bus voltage
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
Fig. 11. Typical dc bus voltage measured at 265-Vrms input and 100-W
output (V = 60 V/div. and t = 10 ms/div.).
4891
Fig. 12. (a) Typical voltage and current through auxiliary diode Daux1
(V = 60 V/div., I = 5 A/div., and t = 5 s/div.) and (b) typical voltage and
current through auxiliary diode Daux2 (V = 60 V/div., I = 8 A/div., and
t = 5 s/div) at 110-Vrms input and 600-W output.
Vbus can be kept below 450 V over the required range. Fig. 15
shows the input current harmonics when Vin = 100 V and Po =
600 W, which was determined to be the worst case condition for
the harmonic content. It can be seen that the converter can meet
the IEC1000-3-2 Class D standards for electrical equipment. It
was confirmed that the standards were met when Vin = 230 V.
The range of the input pf was measured to be in the range of
0.890.94 throughout the operating range.
VI. C ONCLUSION
A new acdc single-stage voltage-fed full-bridge converter
has been proposed in this paper. The converter can perform
input PFC using an auxiliary winding taken off of the main
power transformer that acts as a switch. This switch is
either on, causing the input current to rise, or off, causing the
4892
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 56, NO. 12, DECEMBER 2009
[17] S. Li and G. Moschopoulos, A simple ACDC PWM full-bridge converter with auxiliary transformer winding, in Proc. IEEE INTELEC Conf.
Rec., 2003, pp. 216223.
[18] G. Moschopoulos and P. Jain, Single-phase single-stage power-factorcorrected converter topologies, IEEE Trans. Ind. Electron., vol. 52, no. 1,
pp. 2335, Feb. 2005.
[19] A. K. S. Bhat and R. Venkatraman, A soft-switched full-bridge singlestage AC-to-DC converter with low line current harmonic distortion,
IEEE Trans. Ind. Electron., vol. 52, no. 4, pp. 11091116, Aug. 2005.
[20] M. H. Kheraluwala, R. L. Steigerwald, and R. Gurumoorthy, A fastresponse high power factor converter with a single power stage, in Proc.
IEEE PESC Conf. Rec., 1991, pp. 769779.
[21] M. J. Schutten, R. L. Steigerwald, and M. H. Kheraluwala, Characteristics of load resonant converters operated in a high-power factor mode,
IEEE Trans. Power Electron., vol. 17, no. 2, pp. 304314, Apr. 1992.
[22] R. Liu and C. Q. Lee, A unified approach to the design of resonant
power factor correction circuits, in Proc. IEEE PESC Conf. Rec., 1992,
pp. 181188.
[23] M. G. Egan, D. L. OSullivan, J. G. Hayes, M. J. Willers, and C. P. Henze,
Power-factor-corrected single-stage inductive charger for electric vehicle
batteries, IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 12171226,
Apr. 2007.
[24] H. Benqassmi, J. P. Ferrieux, and J. Barbaroux, Current-source resonant
converter in power factor correction, in Proc. IEEE PESC Conf. Rec.,
1997, pp. 378384.
[25] V. Yakushev, V. Meleshin, and S. Fraidlin, Full-bridge isolated current
fed converter with active clamp, in Proc. IEEE APEC Conf. Rec., 1999,
pp. 560566.
[26] J. G. Cho, J. W. Baek, D. W. D. I. Song, and G. H. Rim, Zero-voltagetransition isolated PWM boost converter for single stage power factor
correction, in Proc. IEEE APEC Conf. Rec., 1997, pp. 471476.
[27] S. Li and G. Moschopoulos, An ACDC single-stage PWM full-bridge
converter with a magnetic switch, in Proc. IEEE PESC Conf. Rec.,
Jun. 2005, pp. 467473.
[28] M. K. Nalbant, Power factor calculations and measurement, in Proc.
IEEE APEC Conf. Rec., 1990, pp. 543552.
[29] J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho,
Design considerations for high-voltage high-power full-bridge zerovoltage-switched PWM converter, in Proc. IEEE APEC Conf. Rec., 1990,
pp. 275284.
[30] Limits for Harmonic Current Emissions (Equipment Input Current <
16 A Per Phase), IEC/EN61000-3-2, 1995.
[31] Y.-M. Liu and L.-K. Chang, Single-stage soft-switching ACDC converter with input-current shaping for universal line applications, IEEE
Trans. Ind. Electron., vol. 56, no. 2, pp. 467469, Apr. 2009.
[32] M. S. Agamy and P. K. Jain, A three-level resonant single stage power
factor correction converter: Analysis, design, and implementation, IEEE
Trans. Ind. Electron., vol. 56, no. 6, pp. 20952107, Jun. 2009.
[33] M. S. Agamy and P. K. Jain, A variable frequency phase-shift modulated
three-level resonant single-stage power factor correction converter, IEEE
Trans. Power Electron., vol. 23, no. 5, pp. 22902300, Sep. 2009.
DAS et al.: IMPROVED ACDC SINGLE-STAGE FULL-BRIDGE CONVERTER WITH REDUCED VOLTAGE
4893