Professional Documents
Culture Documents
: /_
Design a small signal AC-coupled CE amplifier which runs from a single power supply and which satisfies the
following specifications.
Avo = -50, Rout = 100 ohms, %Sβ≤ 0.0010 f-3dB ≤ 50 Hz, Rin = no spec, higher preferred
Maximum Output Swing: 5Volts peak
RL=Rout if needed Rsignal=0 if needed
Transistor available: NPN, Silicon βF = 120 VCESAT ≤ 1V
VA = 40V (You may take it ∞ but lose 15 pts.)
In your design you are required to follow the following steps and format:
a. Draw the circuit diagram of your circuit complete with its power source, the signal source and the load.
Indicate true signs of bias voltages and bias currents through the transistor. (5 pts)
(Circuits with fatal errors will take away more than 5 points and may invalidate the rest of your calculations
and their points.)
b. Draw the small signal equivalent of your circuit. (You may assume hre = 0) Derive, i.e. start from scratch
and show the mathematical and logical steps to get to, the equations for, (5 pts)
Avo = - ( Rout . ICQ / (kT/q) Rin = hie // RB Rout = RC // (1/hoe)
ICQ = βeff (VBB - VBEQ) / [ RB + (βeff + 1) RE] and %Sβ = (RB + RE) / [ RB + (βeff + 1) RE ] (1/βF)
ICQ=0.013A VCEQ= 7.0V βeff = 141 hie=282ohms hfe= 141 hoe= 275uS
RB= 2.82K VBB= 4.04V RE= 236ohms RB1=8.4K RB2=4.25K RC= 102.8 ohms
VCC=12VDC Rin= 256.4 ohms
Below is a copy of the design solutions done using MathCad and copied here. Note that in the
calculations below, an extra 1V margin is added to the voltage swing, VCESAT is increased to worst
possible value of 1V, %Stability figure is reduced to a more conservative figure of 0.0007 rather than
using the 0.0010 figure given, and VCC was increased to a standard value of 12VDC from the
calculated minimum of 11.4VDC.
−A vo⋅ kT
ICQ := ICQ = 0.013
Rout
I allow extra margin for swing and increase VCEQ to: VCEQ := 7.0
⎛ VCEQ ⎞
β eff := β ⋅ ⎜ 1 + β eff = 141
⎝ VA ⎠
ICQ −5
IBQ := IBQ = 9.184 × 10
β eff
ICQ −4 1 3
h oe := h oe = 2.755 × 10 = 3.629 × 10
VCEQ + VA h oe
h fe := β eff h fe = 141
kT
h ie := h ie = 282
IBQ
Design Approximation Rule: RB = 10 . hie to keep Rin at its maximum potential value.
3
RB := 10⋅ h ie RB = 2.82 × 10
−1
Rin := ⎛⎜ ⎞
1 1
+ Rin = 256.364
⎝ RB h ie ⎠
x := 0.10 Note: This is an initial estimate value on x just to guide the solver function
Given
−1 1+ x
%Sβ β ⋅
(
1 + β eff + 1 ⋅ x )
x := Find( x)
1
x = 0.084 This is the result of the solver. = 11.93
x
RE := x⋅ RB RE = 236.376
−1
RC := ⎛⎜ − h oe ⎞
1
RC = 102.833
⎝ Rout ⎠
VCC 3
RB1 := RB⋅ RB1 = 8.373 × 10
VBB
−1
RB2 := ⎛⎜ ⎞
1 1 3
− RB2 = 4.252 × 10
⎝ RB RB1 ⎠
In Summary:
3
RB = 2.82 × 10 VBB = 4.042 RE = 236.376
3 3
RB1 = 8.373 × 10 RB2 = 4.252 × 10 RC = 102.833
e. Calculate its collector and base capacitances, only. (No need to calculate the emitter capacitance for
this problem.).( 6 pts)
CB = 24.3 uF CC = 31.2 uF
1 −5
CB := CB = 2.434 × 10
2⋅ π⋅ fRC⋅ ReqB
ReqC := Rout + RL
ReqC = 200
1 −5
CC := CC = 3.119 × 10
2⋅ π⋅ fRC⋅ ReqC
b. Draw the circuit diagram of an AC coupled NPN Common COLLECTOR Amplifier which is powered
from a single DC source. Show actual polarities of bias voltages and directions of actual bias currents.
Redraw it with polarities if a PNP transistor is employed, instead. (5 pts)
c. Draw its AC equivalent circuit including a load resistance RL and a signal source VSignal and RSignal at mid-
frequency range. (4 pts)
e. Calculate numerical values of its Av, Avo, Rin and Rout in its midband frequency range if
ICQ = 5.2 mA, VCEQ = 8VDC, RE = 1K, RB2 = 50K, RB1= 50K, RC =1 Kohm, βF = 100, Silicon,
VSignal=1mV, RSignal= 0 ohms, RL=100. (10 pts)
Analyze the SPICE input file which is shown below and calculate its output voltage and its gain (both
magnitudes and signs) to find how much this “silly amplifier” amplifies the signal.
VS 1 0 AC 1mV
RS 1 2 250
CB 2 3 25U
VDC1 4 0 6.7
R1 3 4 10K
Q1 5 3 6 QNPN
.MODEL QNPN NPN (BF=50)
RE 6 0 1K
CE 6 0 470u
D1 9 8 DMOD
LL 8 5 1H
RCX 5 9 2K
.MODEL DMOD D (IS=1PA)
VCC 9 0 DC 10
CC 5 7 100m
RL 7 0 2K
.OP
.AC DEC 2 1K 1MEG
.PROBE
.END