Professional Documents
Culture Documents
MC9S12C32
Device User Guide
V01.14
DOCUMENT NUMBER
9S12C32DGV1/D
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Revision History
V00.02
25.JUL.01
25.JUL.01
01 AUG 01 01 AUG 01
Author
Description of Changes
Original Version
Corrected subscripted pin names.
Corrected MOD to MODC in pin list table
Corrected TIM Module address range
Removed detailed XTAL, EXTAL pin descriptions (part of CRG)
Moved TPM Module base address
Moved TPM vector addresses
Various minor corrections
V00.03
07 AUG
2001
07 AUG
2001
V00.04
19 SEP
2001
19 SEP
2001
11 OCT
2001
V00.05
24SEP
2001
V00.06
24SEP
2001
09 NOV
2001
V00.07
08 JAN
2002
08 JAN
2002
V00.08
24 JAN
2002
24 JAN
2002
V01.00
08 MAR
2002
08 MAR
2002
V01.01
22 MAR
2002
22 MAR
2002
V01.02
13 MAY
2002
13 MAY
2002
V01.03
10 JUN
2002
10 JUN
2002
V01.04
14 JUN
2002
15 JUN
2002
V01.05
21 JUN
2002
21 JUN
2002
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Author
Description of Changes
V01.06
09 JULY
2002
09 JULY
2002
V01.07
25JULY
2002
25JULY
2002
V01.08
01 AUG.
2002
01 AUG.
2002
V01.09
24 SEP
2002
24 SEP.
2002
V01.10
10 OCT
2002
10 OCT
2002
V01.11
04 NOV
2002
04 NOV
2002
V01.12
19 DEC
2002
19 DEC
2002
V01.13
23 JAN
2003
23 JAN
2003
V01.14
07 FEB
2003
07 FEB
2003
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Table of Contents
Section 1 Introduction
1.1
1.2
1.3
1.4
1.5
1.6
1.7
Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Device Memory Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Detailed Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Part ID Assignments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Device Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
2.2
Signal Properties Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
2.2.1
Pin Initialization for 48 & 52 Pin LQFP bond-out versions . . . . . . . . . . . . . . . . . . 44
2.3
Detailed Signal Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
2.3.1
EXTAL, XTAL Oscillator Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
2.3.2
RESET External Reset Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.3.3
TEST / VPP Test Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.3.4
XFC PLL Loop Filter Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.3.5
BKGD / TAGHI / MODC Background Debug, Tag High & Mode Pin . . . . . . . 45
2.3.6
PA[7:0] / ADDR[15:8] / DATA[15:8] Port A I/O Pins . . . . . . . . . . . . . . . . . . . . 46
2.3.7
PB[7:0] / ADDR[7:0] / DATA[7:0] Port B I/O Pins . . . . . . . . . . . . . . . . . . . . . . 46
2.3.8
PE7 / NOACC / XCLKS Port E I/O Pin 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
2.3.9
PE6 / MODB / IPIPE1 Port E I/O Pin 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
2.3.10 PE5 / MODA / IPIPE0 Port E I/O Pin 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
2.3.11 PE4 / ECLK Port E I/O Pin [4] / E-Clock Output . . . . . . . . . . . . . . . . . . . . . . . . 48
2.3.12 PE3 / LSTRB Port E I/O Pin [3] / Low-Byte Strobe (LSTRB). . . . . . . . . . . . . . 48
2.3.13 PE2 / R/W Port E I/O Pin [2] / Read/Write. . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
2.3.14 PE1 / IRQ Port E input Pin [1] / Maskable Interrupt Pin . . . . . . . . . . . . . . . . . 48
2.3.15 PE0 / XIRQ Port E input Pin [0] / Non Maskable Interrupt Pin . . . . . . . . . . . . 49
2.3.16 PAD[7:0] / AN[7:0] Port AD I/O Pins [7:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.3.17 PP[7] / KWP[7] Port P I/O Pin [7]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.3.18 PP[6] / KWP[6]/ROMCTL Port P I/O Pin [6] . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.3.19 PP[5:0] / KWP[5:0] / PW[5:0] Port P I/O Pins [5:0] . . . . . . . . . . . . . . . . . . . . . 49
VDDR, VSSR Power & Ground Pins for I/O Drivers & for Internal Voltage Regulator
VDD1, VDD2, VSS1, VSS2 Core Power Pins . . . . . . . . . . . . . . . . . . . . . . . . . 51
VDDA, VSSA Power Supply Pins for ATD and VREG . . . . . . . . . . . . . . . . . . 51
VRH, VRL ATD Reference Voltage Input Pins . . . . . . . . . . . . . . . . . . . . . . . . 51
VDDPLL, VSSPLL Power Supply Pins for PLL . . . . . . . . . . . . . . . . . . . . . . . . 51
Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Chip Configuration Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Security. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Securing the Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Operation of the Secured Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Unsecuring the Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Low Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Stop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Pseudo Stop. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Wait . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Run. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
5.1
Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
5.2
Vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
5.2.1
Vector Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
5.3
Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
5.3.1
Reset Summary Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.3.2
Effects of Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
6.1
Device-specific information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
6.1.1
PPAGE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
6.1.2
BDM alternate clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Device-specific information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
VREGEN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
VDD1, VDD2, VSS1, VSS2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Power Dissipation and Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 73
I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Supply Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
B.6.2
Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
B.6.3
Phase Locked Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
B.7 MSCAN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
B.8 SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
General. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
80-pin QFP package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
D.3
D.4
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
List of Figures
Figure 0-1
Figure 1-1
Figure 1-2
Figure 2-1
Figure 2-2
Figure 2-3
Figure 2-4
Figure 2-5
Figure 2-6
Figure 2-7
Figure 3-1
Figure 8-1
Figure 8-2
Figure 8-3
Figure B-1
Figure B-2
Figure B-3
Figure B-4
Figure B-5
Figure C-1
Figure C-2
Figure C-3
Figure C-4
Figure C-5
Figure D-1
Figure D-2
Figure D-3
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
List of Tables
Table 0-1 Derivative Differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 0-2 Partnumber Coding Example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 0-3 Document References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 1-1 Device Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
$0000 - $000F MEBI map 1 of 3 (Core User Guide) 23
$0010 - $0014 MMC map 1 of 4 (Core User Guide) 23
$0018 - $0018 Miscellaneous Peripherals (Device User Guide) 24
$0019 - $0019 VREG3V3 (Voltage Regulator) 24
$0015 - $0016 INT map 1 of 2 (Core User Guide) 24
$0017 - $0017MMC map 2 of 4 (Core User Guide) 24
$001A - $001B Miscellaneous Peripherals (Device User Guide) 24
$001C - $001D MMC map 3 of 4 (Core User Guide, Device User Guide) 25
$001E - $001E MEBI map 2 of 3 (Core User Guide) 25
$001F - $001F INT map 2 of 2 (Core User Guide) 25
$0020 - $002F
DBG (including BKP) map 1 of 1 (Core User Guide) 25
$0030 - $0031 MMC map 4 of 4 (Core User Guide) 26
$0032 - $0033 MEBI map 3 of 3 (Core User Guide) 26
$0034 - $003F CRG (Clock and Reset Generator) 26
$0040 - $006F TIM (Timer 16 Bit 8 Channels) 27
$0070 - $007F Reserved 29
$0080 - $009F ATD (Analog to Digital Converter 10 Bit 8 Channel) 29
$00A0 - $00C7 Reserved 30
$00D0 - $00D7 Reserved 31
$00C8 - $00CF SCI (Asynchronous Serial Interface) 31
$00D8 - $00DF SPI (Serial Peripheral Interface) 31
$00E0 - $00FF PWM (Pulse Width Modulator) 32
$0100 - $010F Flash Control Register (fts32k) 33
$0110 - $013F Reserved 34
$0140 - $017F CAN (Motorola Scalable CAN - MSCAN) 34
Table 1-2 Detailed MSCAN Foreground Receive and Transmit Buffer Layout. . . . . . . . 35
$0180 - $023F Reserved 36
$0240 - $027F PIM (Port Interface Module) 36
$0280 - $03FF Reserved space 39
Table 1-3
Table 1-4
Table 2-1
Table 2-2
Table 4-1
Table 4-2
Table 5-1
Table 5-2
Table 8-1
Table A-1
Table A-2
Table A-3
Table A-4
Table A-5
Table A-6
Table A-7
Table A-8
Table B-1
Table B-2
Table B-3
Table B-4
Table B-5
Table B-6
Table B-7
Table B-8
Table B-9
Table B-10
Table B-11
Table B-12
Table B-13
Table C-1
Table C-2
Table C-3
Table C-4
Table C-5
5V I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
3.3V I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Supply Current Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
-Voltage Regulator Electrical Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Voltage Regulator - Capacitive Loads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
ATD Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
ATD Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
ATD Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
ATD Conversion Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
ATD Conversion Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
NVM Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
NVM Reliability Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Startup Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Oscillator Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
PLL Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
MSCAN Wake-up Pulse Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
SPI Master Mode Timing Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
SPI Slave Mode Timing Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Expanded Bus Timing Characteristics (5V Range). . . . . . . . . . . . . . . . . . . . 108
Expanded Bus Timing Characteristics (3.3V Range) . . . . . . . . . . . . . . . . . . 109
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Preface
The Device User Guide provides information about the MC9S12C32 device made up of standard HCS12
blocks and the HCS12 processor core. This document is part of the customer documentation. A complete
set of device manuals also includes the HCS12 Core User Guide and all the individual Block User Guides
of the implemented modules. In a effort to reduce redundancy all module specific information is located
only in the respective Block User Guide. If applicable, special implementation details of the module are
given in the block description sections of this document
MC9S12C32
MC9S12C32
MC9S12C32
Part Numbers
MC9S12C32
MC9S12C32
MC9S12C32
Package
80QFP
52LQFP
48LQFP
Mask set
L45J
L45J
L45J
Temp. Options
M, V, C
M, V, C
Notes: C: TA = 85C, f = 25MHz. V: TA=105C, f = 25MHz. M: TA= 125C, f = 25MHz
25
Speed Option
Package Option
Temperature Option
Preliminary Option
Device Title
Controller Family
M, V, C
Temperature Options
C = -40C to 85C
V = -40C to 105C
M = -40C to 125C
Package Options
FU = 80QFP
PB = 52LQFP
FA = 48LQFP
Speed Options
25 = 25MHz bus
16 = 16MHz bus
MC9S12C32CFA25
1L45J
52LQFP
MC9S12C32MPB25
1L45J
80QFP
MC9S12C32CFU25
1L45J
Version
1.5
HCS12COREUG/D
V02
S12ATD10B8CV2
V04
S12CRGV4
V02
S12SCIV2
V03
S12SPIV3
V02
S12MSCANV2
V02
S12VREG3V3V1
V01
S12C32PIMV1
V01
S12FTS32KV1
HCS12 Core User Guide (CPU, Interrupt, Mapping , Exp.Bus, BDM, Debug)
V01
S12PWM8B6V1
V01
S12TIM16B8CV1
V02
S12OSCV2/D
Terminology
Acronyms and Abbreviations
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Section 1 Introduction
1.1 Overview
The MC9S12C32 is a 48/52/80 pin Flash-based Industrial/Automotive network control MCU, comprised
of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 32K bytes of
Flash EEPROM, 2K bytes of RAM, an asynchronous serial communications interface (SCI), a serial
peripheral interface (SPI), an 8-channel 16-bit timer module (TIM), a 6-channel 8-bit Pulse Width
Modulator (PWM), an 8-channel, 10-bit analog-to-digital converter (ADC) and a CAN 2.0 A, B software
compatible module (MSCAN). Furthermore, an on chip bandgap based voltage regulator (VREG)
generates the internal digital supply voltage (VDD) for a 3 V to 5.5V external supply range. The
MC9S12C32 has full 16-bit data paths throughout. The inclusion of a PLL circuit allows power
consumption and performance to be adjusted to suit operational requirements. A total of 50 I/O port pins
and 2 input pins are available in the 80 pin package version. Furthermore, up to 12 I/O port bits are
available with Wake-Up capability from STOP or WAIT mode.
1.2 Features
HCS12 CPU
i. Upward compatible with M68HC11 instruction set
ii. Interrupt stacking and programmers model identical to M68HC11
iii. Instruction queue
iv. Enhanced indexed addressing
DBG12 (enhanced debug12 module, backwardly compatible with BKP breakpoint module)
MEBI : Multiplexed Expansion Bus Interface (available only in 80 pin package version)
Up to 12-port bits available for wake up interrupt function with digital filtering
Memory
2K Byte RAM
Analog-to-Digital Converters
Four separate interrupt channels for Rx, Tx, error and wake-up
8-Channel Timer
6 PWM channels
Serial interfaces
Clock monitor,
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Operating frequency
Up to 58 I/O lines with 5V input and drive capability (80 pin package)
Development support
Stop Mode
Wait Mode
PLL 2.5V
VDDPLL
VSSPLL
RXCAN
TXCAN
MISO
SS
MOSI
SCK
PS0
PS1
PS2
PS3
PM0
PM1
PM2
PM3
PM4
PM5
VDDX
VSSX
VDDA
VSSA
PTAD
RXD
TXD
I/O Driver 5V
A/D Converter 5V
PTT
SPI
PJ6
PJ7
PTS
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
MSCAN
PP0
PP1
PP2
PP3
PP4
PP5
PP6
PP7
PTM
PA7
PA6
PA5
PA4
PA3
PA2
PA1
PA0
ADDR7
ADDR6
ADDR5
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
PTB
DATA7
DATA6
DATA5
DATA4
DATA3
DATA2
DATA1
DATA0
DDRB
PTA
ADDR15
ADDR14
ADDR13
ADDR12
ADDR11
ADDR10
ADDR9
ADDR8
Multiplexed
Wide Bus
DDRA
SCI
DDRAD
DDRT
TEST/VPP
PTP
PWM
Module
PW0
PW1
PW2
PW3
PW4
PW5
DDRP
XIRQ
IRQ
System
R/W
Integration
LSTRB/TAGLO
Module
ECLK
(SIM)
MODA/IPIPE0
MODB/IPIPE1
NOACC/XCLKS
PT0
PT1
PT2
PT3
PT4
PT5
PT6
PT7
PTJ
COP Watchdog
Clock Monitor
Periodic Interrupt
PAD0
PAD1
PAD2
PAD3
PAD4
PAD5
PAD6
PAD7
MUX
DDRJ
Timer
Module
IOC0
IOC1
IOC2
IOC3
IOC4
IOC5
IOC6
IOC7
DDRS
HCS12
CPU
Clock and
Reset
Generation
Module
DDRE
PLL
PTE
PE0
PE1
PE2
PE3
PE4
PE5
PE6
PE7
2K Byte RAM
DATA15
DATA14
DATA13
DATA12
DATA11
DATA10
DATA9
DATA8
XFC
VDDPLL
VSSPLL
EXTAL
XTAL
RESET
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
Background
MODC
Debug12 Module
VDDA
VSSA
VRH
VRL
DDRM
Voltage Regulator
VDD2
VSS2
VDD1
VSS1
BKGD
VDDA
VSSA
VRH
VRL
ATD
VSSR
VDDR
VDDX
VSSX
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$000 - $017
Module
CORE (Ports A, B, E,Modes, Inits, Test)
Size
24
$018
Reserved
$019
$01A - $01B
Device ID register
$01C - $01F
$020 - $02F
CORE (DBG)
(PPAGE1)
16
$030 - $033
CORE
$034 - $03F
$040 - $06F
48
$070 - $07F
Reserved
16
12
$080 - $09F
32
$0A0 - $0C7
Reserved
40
$0C8 - $0CF
$0D0 - $0D7
Reserved
$0D8 - $0DF
$0E0 - $0FF
$100 - $10F
16
$110 - $13F
Reserved
48
$140 - $17F
$180 - $23F
Reserved
$240 - $27F
$280 - $3FF
Reserved
$0800 - $0FFF
2K RAM Array
$8000 - $FFFF
NOTES:
1. External memory paging is not supported on this device (6.1.1 PPAGE).
8
32
64
192
64
384
2048
32768
$0000
$0400
1K Register Space
$0800
$03FF
$1000
$0800
$0FFF
$4000
16K Fixed Flash EEPROM block 1
For reset state (ROMHM=0)
$7FFF
$8000
EXTERNAL
$8000
16K Page Window
Fixed Flash EEPROM block 1
visible at reset
$BFFF
$C000
$C000
$FFFF
$FF00
VECTORS
VECTORS
VECTORS
EXPANDED
NORMAL
SINGLE CHIP
SPECIAL
SINGLE CHIP
$FFFF
NOTE: The same Flash block is visible at reset in both $4000-$7FFF and $8000-$BFFF ranges
NOTE: Expanded Modes are only available in the 80 pin QFP package version
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$0000 - $000F
Address
Name
$0000
PORTA
$0001
PORTB
$0002
DDRA
$0003
DDRB
$0004
Reserved
$0005
Reserved
$0006
Reserved
$0007
Reserved
$0008
PORTE
$0009
DDRE
$000A
PEAR
$000B
MODE
$000C
PUCR
$000D
RDRIV
$000E
EBICTL
$000F
Reserved
$0010 - $0014
Address
Name
$0010
INITRM
$0011
INITRG
Address
Name
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 0
Bit 0
Bit 0
Bit 0
Bit 1
Bit 0
Bit 2
PIPOE
NECLK
LSTRE
RDWE
EMK
EME
PUPBE
PUPAE
RDPB
RDPA
0
MODB
MODA
IVIS
Bit 2
0
Bit 1
0
Bit 0
Bit 2
Bit 1
Bit 0
PUPEE
RDPE
ESTR
Bit 6
Bit 5
Bit 4
Bit 3
RAM14
RAM13
RAM12
RAM11
REG14
REG13
REG12
REG11
Bit 6
Bit 5
Bit 4
Bit 3
RAMHAL
$0010 - $0014
Address
Name
$0012
INITEE
$0013
MISC
$0014
Reserved
Read:
Write:
Read:
Write:
Read:
Write:
$0015 - $0016
Address
Name
$0015
ITCR
$0016
ITEST
$0017
Read:
Write:
Read:
Write:
Read:
Write:
$0018 - $0018
Address
$0018
Read:
Write:
$0019 - $0019
Address
$0019
Read:
Write:
$001A - $001B
Address
Name
$001A
PARTIDH
$001B
PARTIDL
Bit 3
Bit 2
0
Bit 1
0
EE15
EE14
EE13
EE12
EE11
Bit 0
EXSTR1
EXSTR0
ROMHM
ROMON
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
WRINT
ADR3
ADR2
ADR1
ADR0
INT8
INT6
INT4
INT2
INT0
Bit 2
0
Bit 1
0
Bit 0
0
EEON
Bit 7
0
Bit 6
0
Bit 5
0
INTE
INTC
INTA
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Bit 3
0
Bit 2
LVDS
Bit 1
Bit 0
LVIE
LVIF
Name
VREGCTRL
Bit 4
Name
Reserved
Bit 5
Name
Reserved
Bit 6
$0017 - $0017
Address
Bit 7
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 7
ID15
Bit 6
ID14
Bit 5
ID13
Bit 4
ID12
Bit 3
ID11
Bit 2
ID10
Bit 1
ID9
Bit 0
ID8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$001C - $001D
Address
Name
$001C
MEMSIZ0
$001D
MEMSIZ1
$001E - $001E
Address
$001E
Read:
Write:
$001F - $001F
Address
Name
$001F
HPRIO
$0020
$0021
$0022
$0023
$0024
$0025
$0026
$0027
$0028
$0029
$002A
$002B
Name
DBGC1
-
DBGSC
DBGTBH
DBGTBL
DBGCNT
DBGCCX
DBGCCH
DBGCCL
-
DBGC2
BKPCT0
DBGC3
BKPCT1
DBGCAX
BKP0X
DBGCAH
BKP0H
Bit 4
eep_sw0
Bit 3
0
Bit 2
ram_sw2
Bit 1
ram_sw1
Bit 0
ram_sw0
rom_sw0
pag_sw1
pag_sw0
Bit 2
0
Bit 1
0
Bit 0
0
Bit 0
Bit 7
Bit 6
IRQE
IRQEN
Bit 5
0
Bit 4
0
Bit 3
0
$0020 - $002F
Address
Bit 5
eep_sw1
Name
INTCR
Bit 6
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PSEL7
PSEL6
PSEL5
PSEL4
PSEL3
PSEL2
PSEL1
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
DBGBRK
ARM
TRGSEL
BEGIN
CAPMOD
BF
CF
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TBF
TRG
CNT
PAGSEL
EXTCMP
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
RWCEN
RWC
RWBEN
RWB
Bit 8
read
BKABEN
FULL
BDM
TAGAB BKCEN
TAGC
write
read
BKAMBH BKAMBL BKBMBH BKBMBL RWAEN
RWA
write
read
PAGSEL
EXTCMP
write
read
write
Bit 0
Bit 15
14
13
12
11
10
$0020 - $002F
Address
$002C
$002D
$002E
$002F
Name
DBGCAL
BKP0L
DBGCBX
BKP1X
DBGCBH
BKP1H
DBGCBL
BKP1L
read
write
read
write
read
write
read
write
$0030 - $0031
Address
PPAGE
$0031
Reserved
Read:
Write:
Read:
Write:
$0032 - $0033
Address
Reserved
$0033
Reserved
$0034 - $003F
Address
Name
$0034
SYNR
$0035
REFDV
$0036
CTFLG
TEST ONLY
$0037
CRGFLG
$0038
CRGINT
$0039
CLKSEL
$003A
PLLCTL
$003B
RTICTL
$003C
COPCTL
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 0
PAGSEL
EXTCMP
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 7
0
Bit 6
0
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PIX5
PIX4
PIX3
PIX2
PIX1
PIX0
Name
$0032
Bit 6
Name
$0030
Bit 7
Read:
Write:
Read:
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Bit 6
0
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SYN5
SYN4
SYN3
SYN2
SYN1
SYN0
REFDV3
REFDV2
REFDV1
REFDV0
TOUT6
TOUT5
TOUT4
TOUT3
TOUT2
TOUT1
TOUT0
LOCK
TRACK
PLLWAI
CWAI
RTIWAI
COPWAI
PRE
PCE
SCME
RTR2
RTR1
RTR0
CR2
CR1
CR0
PROF
LOCKIF
PSTP
SYSWAI
ROAWAI
PLLON
AUTO
ACQ
RTR6
RTR5
RTR4
RTR3
RSBCK
LOCKIE
SCMIF
SCMIE
SCM
0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$0034 - $003F
Address
$003D
$003E
$003F
Name
FORBYP
TEST ONLY
CTCTL
TEST ONLY
ARMCOP
$0040 - $006F
Address
TIOS
$0041
CFORC
$0042
OC7M
$0043
OC7D
$0044
TCNT (hi)
$0045
TCNT (lo)
$0046
TSCR1
$0047
TTOV
$0048
TCTL1
$0049
TCTL2
$004A
TCTL3
$004B
TCTL4
$004C
TIE
$004D
TSCR2
$004E
TFLG1
$004F
TFLG2
$0050
TC0 (hi)
$0051
TC0 (lo)
COPBYP
Bit 5
0
Bit 4
PLLBYP
Bit 3
0
Bit 2
0
Bit 1
FCM
Bit 0
0
TCTL6
TCTL5
TCTL4
TCLT3
TCTL2
TCTL1
TCTL0
0
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
Name
$0040
Bit 6
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
IOS7
IOS6
IOS5
IOS4
IOS3
IOS2
IOS1
IOS0
0
FOC7
0
FOC6
0
FOC5
0
FOC4
0
FOC3
0
FOC2
0
FOC1
0
FOC0
OC7M7
OC7M6
OC7M5
OC7M4
OC7M3
OC7M2
OC7M1
OC7M0
OC7D7
OC7D6
OC7D5
OC7D4
OC7D3
OC7D2
OC7D1
OC7D0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
TEN
TSWAI
TSFRZ
TFFCA
TOV7
TOV6
TOV5
TOV4
TOV3
TOV2
TOV1
TOV0
OM7
OL7
OM6
OL6
OM5
OL5
OM4
OL4
OM3
OL3
OM2
OL2
OM1
OL1
OM0
OL0
EDG7B
EDG7A
EDG6B
EDG6A
EDG5B
EDG5A
EDG4B
EDG4A
EDG3B
EDG3A
EDG2B
EDG2A
EDG1B
EDG1A
EDG0B
EDG0A
C7I
C6I
C5I
C4I
C3I
C2I
C1I
C0I
TCRE
PR2
PR1
PR0
C6F
C5F
C4F
C3F
C2F
C1F
C0F
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
TOI
C7F
TOF
Address
Name
$0052
TC1 (hi)
$0053
TC1 (lo)
$0054
TC2 (hi)
$0055
TC2 (lo)
$0056
TC3 (hi)
$0057
TC3 (lo)
$0058
TC4 (hi)
$0059
TC4 (lo)
$005A
TC5 (hi)
$005B
TC5 (lo)
$005C
TC6 (hi)
$005D
TC6 (lo)
$005E
TC7 (hi)
$005F
TC7 (lo)
$0060
PACTL
$0061
PAFLG
$0062
PACNT (hi)
$0063
PACNT (lo)
$0064
Reserved
$0065
Reserved
$0066
Reserved
$0067
Reserved
$0068
Reserved
$0069
Reserved
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
PAEN
PAMOD
PEDGE
CLK1
CLK0
PAOVI
PAI
PAOVF
PAIF
Bit 15
14
13
12
11
10
Bit 8
Bit 7
Bit 0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Address
Name
$006A
Reserved
$006B
Reserved
$006C
Reserved
$006D
Reserved
$006E
Reserved
$006F
Reserved
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
$0070 - $007F
$0070
- $007F
Reserved
ATDCTL0
$0081
ATDCTL1
$0082
ATDCTL2
$0083
ATDCTL3
$0084
ATDCTL4
$0085
ATDCTL5
$0086
ATDSTAT0
$008B
Reserved
$0088
ATDTEST0
$0089
ATDTEST1
$008A
Reserved
$008B
ATDSTAT1
$008C
Reserved
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Name
$0080
Bit 6
0
Reserved
Read:
Write:
$0080 - $009F
Address
Bit 7
0
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
ADPU
AFFC
AWAI
ETRIGLE
ETRIGP
ETRIG
ASCIE
S8C
S4C
S2C
S1C
FIFO
FRZ1
FRZ0
SRES8
SMP1
SMP0
PRS4
PRS3
PRS2
PRS1
PRS0
DJM
DSGN
SCAN
MULT
CC
CB
CA
ETORF
FIFOR
CC2
CC1
CC0
SCF
ASCIF
CCF7
CCF6
CCF5
CCF4
CCF3
CCF2
CCF1
CCF0
SC
$0080 - $009F
Address
Name
$008D
ATDDIEN
$008E
Reserved
$008F
PORTAD0
$0090
ATDDR0H
$0091
ATDDR0L
$0092
ATDDR1H
$0093
ATDDR1L
$0094
ATDDR2H
$0095
ATDDR2L
$0096
ATDDR3H
$0097
ATDDR3L
$0098
ATDDR4H
$0099
ATDDR4L
$009A
ATDDR5H
$009B
ATDDR5L
$009C
ATDDR6H
$009D
ATDDR6L
$009E
ATDDR7H
$009F
ATDDR7L
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
$00A0 - $00C7
$00A0
- $00C7
Reserved
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 0
Bit7
BIT 0
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Bit15
14
13
12
11
10
Bit8
Bit7
Bit6
Reserved
Read:
Write:
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$00C8 - $00CF
Address
Name
$00C8
SCIBDH
$00C9
SCIBDL
$00CA
SCICR1
$00CB
SCICR2
$00CC
SCISR1
$00CD
SCISR2
$00CE
SCIDRH
$00CF
SCIDRL
$00D0 - $00D7
$00D0
- $00D7
Reserved
Read:
Write:
SPICR1
$00D9
SPICR2
$00DA
SPIBR
$00DB
SPISR
$00DC
Reserved
$00DD
SPIDR
$00DE
Reserved
$00DF
Reserved
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SBR12
SBR11
SBR10
SBR9
SBR8
SBR6
SBR5
SBR4
SBR3
SBR2
SBR1
SBR0
SCISWAI
RSRC
WAKE
ILT
PE
PT
TCIE
RIE
ILIE
TE
RE
RWU
SBK
TC
RDRF
IDLE
OR
NF
FE
PF
BRK13
TXDIR
R6
T6
R5
T5
R4
T4
R3
T3
R2
T2
R1
T1
R0
T0
T8
RAF
Name
$00D8
Bit 5
Reserved
$00D8 - $00DF
Address
Bit 6
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SPIE
SPE
SPTIE
MSTR
CPOL
CPHA
SSOE
LSBFE
SPISWAI
SPC0
SPPR2
SPPR1
SPPR0
SPR2
SPR1
SPR0
SPIF
SPTEF
MODF
Bit7
Bit0
MODFEN BIDIROE
0
$00E0 - $00FF
Address
Name
$00E0
PWME
$00E1
PWMPOL
$00E2
PWMCLK
$00E3
PWMPRCLK
$00E4
PWMCAE
$00E5
PWMCTL
$00E6
PWMTST
Test Only
$00E7
PWMPRSC
$00E8
PWMSCLA
$00E9
PWMSCLB
$00EA
PWMSCNTA
$00EB
PWMSCNTB
$00EC
PWMCNT0
$00ED
PWMCNT1
$00EE
PWMCNT2
$00EF
PWMCNT3
$00F0
PWMCNT4
$00F1
PWMCNT5
$00F2
PWMPER0
$00F3
PWMPER1
$00F4
PWMPER2
$00F5
PWMPER3
$00F6
PWMPER4
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
0
Bit 6
0
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PWME5
PWME4
PWME3
PWME2
PWME1
PWME0
PPOL5
PPOL4
PPOL3
PPOL2
PPOL1
PPOL0
PCLK5
PCLK4
PCLK3
PCLK2
PCLK1
PCLK0
PCKB1
PCKB0
PCKA2
PCKA1
PCKA0
CAE5
CAE4
CAE3
CAE2
CAE1
CAE0
CON45
CON23
CON01
PSWAI
PFRZ
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
0
Bit 7
0
Bit 7
0
Bit 7
0
Bit 7
0
Bit 7
0
6
0
6
0
6
0
6
0
6
0
6
0
5
0
5
0
5
0
5
0
5
0
5
0
4
0
4
0
4
0
4
0
4
0
4
0
3
0
3
0
3
0
3
0
3
0
3
0
2
0
2
0
2
0
2
0
2
0
2
0
1
0
1
0
1
0
1
0
1
0
1
0
Bit 0
0
Bit 0
0
Bit 0
0
Bit 0
0
Bit 0
0
Bit 0
0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
0
0
0
PCKB2
0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Address
Name
$00F7
PWMPER5
$00F8
PWMDTY0
$00F9
PWMDTY1
$00FA
PWMDTY2
$00FB
PWMDTY3
$00FC
PWMDTY4
$00FD
PWMDTY5
$00FE
Reserved
$00FF
Reserved
$0100 - $010F
Address
Name
$0100
FCLKDIV
$0101
FSEC
$0102
FTSTMOD
$0103
FCNFG
$0104
FPROT
$0105
FSTAT
$0106
FCMD
$0107
$0108
$0109
$010A
$010B
Reserved for
Factory Test
Reserved for
Factory Test
Reserved for
Factory Test
Reserved for
Factory Test
Reserved for
Factory Test
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 7
Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PRDIV8
FDIV5
FDIV4
FDIV3
FDIV2
FDIV1
FDIV0
KEYEN0
NV5
NV4
NV3
NV2
SEC1
SEC0
WRALL
CCIE
KEYACC
NV6
FPHDIS
FPHS1
FPHS0
FPLDIS
PVIOL
ACCERR
CCIF
BLANK
BKSEL1
BKSEL0
FPLS1
FPLS0
CMDB6
CMDB5
CMDB2
CMDB0
$0100 - $010F
Address
Name
$010C
Reserved
$010D
Reserved
$010E
Reserved
$010F
Reserved
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
$0110 - $013F
$0110
- $003F
Reserved
Name
$0140
CANCTL0
$0141
CANCTL1
$0142
CANBTR0
$0143
CANBTR1
$0144
CANRFLG
$0145
CANRIER
$0146
CANTFLG
$0147
CANTIER
$0148
CANTARQ
$0149
CANTAAK
$014A
CANTBSEL
$014B
CANIDAC
$014C
Reserved
$014D
Reserved
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
Bit 3
Bit 2
Bit 1
Bit 0
TIME
WUPE
SLPRQ
INITRQ
SLPAK
INITAK
Reserved
Read:
Write:
$0140 - $017F
Address
Bit 7
0
RXFRM
Bit 6
RXACT
Bit 5
CSWAI
Bit 4
SYNCH
CANE
CLKSRC
LOOPB
LISTEN
WUPM
SJW1
SJW0
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
SAMP
TSEG22
TSEG21
TSEG20
TSEG13
TSEG12
TSEG11
TSEG10
WUPIF
CSCIF
RSTAT1
RSTAT0
TSTAT1
TSTAT0
OVRIF
RXF
WUPIE
CSCIE
OVRIE
RXFIE
TXE2
TXE1
TXE0
TXEIE2
TXEIE1
TXEIE0
ABTRQ2
ABTRQ1
ABTRQ0
ABTAK2
ABTAK1
ABTAK0
TX2
TX1
TX0
IDAM1
IDAM0
IDHIT2
IDHIT1
IDHIT0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$0140 - $017F
Address
Name
$014E
CANRXERR
$014F
CANTXERR
$0150 $0153
$0154 $0157
$0158 $015B
$015C $015F
$0160 $016F
$0170 $017F
CANIDAR0 CANIDAR3
CANIDMR0 CANIDMR3
CANIDAR4 CANIDAR7
CANIDMR4 CANIDMR7
CANRXFG
CANTXFG
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RXERR6
RXERR5
RXERR4
RXERR3
RXERR2
RXERR1
RXERR0
TXERR6
TXERR5
TXERR4
TXERR3
TXERR2
TXERR1
TXERR0
AC6
AC5
AC4
AC3
AC2
AC1
AC0
AM6
AM5
AM4
AM3
AM2
AM1
AM0
AC6
AC5
AC4
AC3
AC2
AC1
AC0
AM6
AM5
AM4
AM3
AM2
AM1
AM0
Table 1-2 Detailed MSCAN Foreground Receive and Transmit Buffer Layout
Address
$xxx0
$xxx1
$xxx2
$xxx3
$xxx4$xxxB
$xxxC
$xxxD
$xxxE
$xxxF
$xx10
Name
Extended ID
Standard ID
CANxRIDR0
Extended ID
Standard ID
CANxRIDR1
Extended ID
Standard ID
CANxRIDR2
Extended ID
Standard ID
CANxRIDR3
CANxRDSR0 CANxRDSR7
Read:
Read:
Write:
Read:
Read:
Write:
Read:
Read:
Write:
Read:
Read:
Write:
Read:
Write:
Read:
CANRxDLR
Write:
Read:
Reserved
Write:
Read:
CANxRTSRH
Write:
Read:
CANxRTSRL
Write:
Extended ID Read:
CANxTIDR0 Write:
Standard ID Read:
Write:
Bit 7
ID28
ID10
Bit 6
ID27
ID9
Bit 5
ID26
ID8
Bit 4
ID25
ID7
Bit 3
ID24
ID6
Bit 2
ID23
ID5
Bit 1
ID22
ID4
Bit 0
ID21
ID3
ID20
ID2
ID19
ID1
ID18
ID0
SRR=1
RTR
IDE=1
IDE=0
ID17
ID16
ID15
ID14
ID13
ID12
ID11
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
RTR
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DLC3
DLC2
DLC1
DLC0
TSR15
TSR14
TSR13
TSR12
TSR11
TSR10
TSR9
TSR8
TSR7
TSR6
TSR5
TSR4
TSR3
TSR2
TSR1
TSR0
ID28
ID27
ID26
ID25
ID24
ID23
ID22
ID21
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
$xx12
$xx13
Name
Extended ID
CANxTIDR1
Standard ID
Extended ID
CANxTIDR2
Standard ID
Extended ID
CANxTIDR3
Standard ID
$xx14$xx1B
CANxTDSR0 CANxTDSR7
$xx1C
CANxTDLR
$xx1D
CONxTTBPR
$xx1E
CANxTTSRH
$xx1F
CANxTTSRL
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
$0180 - $023F
$0180
- $023F
Reserved
PTT
$0241
PTIT
$0242
DDRT
$0243
RDRT
$0244
PERT
$0245
PPST
$0246
Reserved
$0247
MODRR
$0248
PTS
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ID20
ID19
ID18
SRR=1
IDE=1
ID17
ID16
ID15
ID2
ID1
ID0
RTR
IDE=0
ID14
ID13
ID12
ID11
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
ID2
ID1
ID0
RTR
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DLC3
DLC2
DLC1
DLC0
PRIO7
PRIO6
PRIO5
PRIO4
PRIO3
PRIO2
PRIO1
PRIO0
TSR15
TSR14
TSR13
TSR12
TSR11
TSR10
TSR9
TSR8
TSR7
TSR6
TSR5
TSR4
TSR3
TSR2
TSR1
TSR0
Reserved
Read:
Write:
$0240 - $027F
$0240
Bit 7
PTT7
PTT6
PTT5
PTT4
PTT3
PTT2
PTT1
PTT0
PTIT7
PTIT6
PTIT5
PTIT4
PTIT3
PTIT2
PTIT1
PTIT0
DDRT7
DDRT7
DDRT5
DDRT4
DDRT3
DDRT2
DDRT1
DDRT0
RDRT7
RDRT6
RDRT5
RDRT4
RDRT3
RDRT2
RDRT1
RDRT0
PERT7
PERT6
PERT5
PERT4
PERT3
PERT2
PERT1
PERT0
PPST7
PPST6
PPST5
PPST4
PPST3
PPST2
PPST1
PPST0
PTS3
PTS2
PTS1
PTS0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$0249
PTIS
$024A
DDRS
$024B
RDRS
$024C
PERS
$024D
PPSS
$024E
WOMS
$024F
Reserved
$0250
PTM
$0251
PTIM
$0252
DDRM
$0253
RDRM
$0254
PERM
$0255
PPSM
$0256
WOMM
$0257
Reserved
$0258
PTP
$0259
PTIP
$025A
DDRP
$025B
RDRP
$025C
PERP
$025D
PPSP
$025E
PIEP
$025F
PIFP
$0260
Reserved
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
0
Write:
Read:
PTP7
Write:
Read: PTIP7
Write:
Read:
DDRP7
Write:
Read:
RDRP7
Write:
Read:
PERP7
Write:
Read:
PPSP7
Write:
Read:
PIEP7
Write:
Read:
PIFP7
Write:
Read:
0
Write:
PTIS3
PTIS2
PTIS1
PTIS0
DDRS3
DDRS2
DDRS1
DDRS0
RDRS3
RDRS2
RDRS1
RDRS0
PERS3
PERS2
PERS1
PERS0
PPSS3
PPSS2
PPSS1
PPSS0
WOMS3
WOMS2
WOMS1
WOMS0
PTM5
PTM4
PTM3
PTM2
PTM1
PTM0
PTIM5
PTIM4
PTIM3
PTIM2
PTIM1
PTIM0
DDRM5
DDRM4
DDRM3
DDRM2
DDRM1
DDRM0
RDRM5
RDRM4
RDRM3
RDRM2
RDRM1
RDRM0
PERM5
PERM4
PERM3
PERM2
PERM1
PERM0
PPSM5
PPSM4
PPSM3
PPSM2
PPSM1
PPSM0
WOMM5
WOMM4
WOMM3
WOMM2
WOMM1
WOMM0
PTP6
PTP5
PTP4
PTP3
PTP2
PTP1
PTP0
PTIP6
PTIP5
PTIP4
PTIP3
PTIP2
PTIP1
PTIP0
DDRP7
DDRP5
DDRP4
DDRP3
DDRP2
DDRP1
DDRP0
RDRP6
RDRP5
RDRP4
RDRP3
RDRP2
RDRP1
RDRP0
PERP6
PERP5
PERP4
PERP3
PERP2
PERP1
PERP0
PPSP6
PPSP5
PPSP4
PPSP3
PPSP2
PPSP1
PPSS0
PIEP6
PIEP5
PIEP4
PIEP3
PIEP2
PIEP1
PIEP0
PIFP6
PIFP5
PIFP4
PIFP3
PIFP2
PIFP1
PIFP0
0
0
0
0
0
0
0
$0261
Reserved
$0262
Reserved
$0263
Reserved
$0264
Reserved
$0265
Reserved
$0266
Reserved
$0267
Reserved
$0268
PTJ
$0269
PTIJ
$026A
DDRJ
$026B
RDRJ
$026C
PERJ
$026D
PPSJ
$026E
PIEJ
$026F
PIFJ
$0270
PTAD
$0271
PTIAD
$0272
DDRAD
$0273
RDRAD
$0274
PERAD
$0275
PPSAD
$0276$027F
Reserved
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
PTJ7
PTJ6
PTIJ7
PTIJ6
DDRJ7
DDRJ7
RDRJ7
RDRJ6
PERJ7
PERJ6
PPSJ7
PPSJ6
PIEJ7
PIEJ6
PIFJ7
PIFJ6
PTAD7
PTAD6
PTAD5
PTAD4
PTAD3
PTAD2
PTAD1
PTAD0
PTIAD7
PTIAD6
PTIAD5
PTIAD4
PTIAD3
PTIAD2
PTIAD1
PTIJ7
Read:
PERAD7 PERAD6 PERAD5 PERAD4 PERAD3 PERAD2 PERAD1 PERAD0
Write:
Read:
PPSAD7 PPSAD6 PPSAD5 PPSAD4 PPSAD3 PPSAD2 PPSAD1 PPSAD0
Write:
Read:
0
0
0
0
0
0
0
0
Write:
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$0280 - $03FF
Reserved space
Address
Name
Read:
$0280
Reserved
- $2FF
Write:
Read:
$0300 Unimplemented
$03FF
Write:
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
MC9S12C32
0L45J
Part ID1
$3300
MC9S12C32
1L45J2
$3300
NOTES:
1. The coding is as follows:
Bit 15-12: Major family identifier
Bit 11-8: Minor family identifier
Bit 7-4: Major mask set revision number including FAB transfers
Bit 3-0: Minor - non full - mask set revision
2. Both Masksets 0L45J and 1L45J use the same Part ID number.
The device memory sizes are located in two 8-bit registers MEMSIZ0 and MEMSIZ1 (addresses $001C
and $001D after reset). Table 1-4 shows the read-only values of these registers. Refer to section Module
Mapping and Control (MMC) of HCS12 Core User Guide for further details.
Table 1-4 Memory size registers
Register name
MEMSIZ0
MEMSIZ1
Value1
$00
$80
NOTES:
1. Since no paging is supported on the MC9S12C32, only
a 64K range is accessible.
PP4/KWP4/PW4
PP5/KWP5/PW5
PP7/KWP7
VDDX
VSSX
PM0/RXCAN
PM1/TXCAN
PM2/MISO
PM3/SS
PM4/MOSI
PM5/SCK
PJ6/KWJ6
PJ7/KWJ7
PP6/KWP6/ROMCTL
PS3
PS2
PS1/TXD
PS0/RXD
VSSA
VRL
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
MC9S12C32
80 QFP
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
VRH
VDDA
PAD07/AN07
PAD06/AN06
PAD05/AN05
PAD04/AN04
PAD03/AN03
PAD02/AN02
PAD01/AN01
PAD00/AN00
VSS2
VDD2
PA7/ADDR15/DATA15
PA6/ADDR14/DATA14
PA5/ADDR13/DATA13
PA4/ADDR12/DATA12
PA3/ADDR11/DATA11
PA2/ADDR10/DATA10
PA1/ADDR9/DATA9
PA0/ADDR8/DATA8
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
PW3/KWP3/PP3
PW2/KWP2/PP2
PW1/KWP1/PP1
PW0/KWP0/PP0
PW0/IOC0/PT0
PW1/IOC1/PT1
PW2/IOC2/PT2
PW3/IOC3/PT3
VDD1
VSS1
PW4/IOC4/PT4
IOC5/PT5
IOC6/PT6
IOC7/PT7
MODC/TAGHI/BKGD
ADDR0/DATA0/PB0
ADDR1/DATA1/PB1
ADDR2/DATA2/PB2
ADDR3/DATA3/PB3
ADDR4/DATA4/PB4
ADDR5/DATA5/PB5
ADDR6/DATA6/PB6
ADDR7/DATA7/PB7
XCLKS/NOACC/PE7
MODB/IPIPE1/PE6
MODA/IPIPE0/PE5
ECLK/PE4
VSSR
VDDR
RESET
VDDPLL
XFC
VSSPLL
EXTAL
XTAL
TEST/VPP
LSTRB/TAGLO/PE3
R/W/PE2
IRQ/PE1
XIRQ/PE0
PP5/KWP5/PW5
VDDX
VSSX
PM0/RXCAN
PM1/TXCAN
PM2/MISO
PM3/SS
PM4/MOSI
PM5/SCK
PS1/TXD
PS0/RXD
VSSA
51
50
49
48
47
46
45
44
43
42
41
40
PP4/KWP4/PW4
52
VRH
38
VDDA
PW1/IOC1/PT1
37
PW2/IOC2/PT2
36
PW3/IOC3/PT3
35
PAD07/AN07
PAD06/AN06
PAD05/AN05
VDD1
34
PAD04/AN04
VSS1
33
PAD03/AN03
PW4/IOC4/PT4
32
PAD02/AN02
IOC5/PT5
31
PAD01/AN01
IOC6/PT6
10
30
PAD00/AN00
IOC7/PT7
11
29
PA2
MODC/BKGD
12
28
PA1
PB4
13
27
PA0
MC9S12C32
15
16
17
18
19
20
21
22
23
24
25
ECLK/PE4
VSSR
VDDR
RESET
VDDPLL
XFC
VSSPLL
EXTAL
XTAL
TEST/VPP
IRQ/PE1
XIRQ/PE0
52 QFP
14
26
39
PW3/KWP3/PP3
PW0/IOC0/PT0
XCLKS/PE7
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
* Signals shown in Bold italic are not available on the 48 Pin Package
VSSX
PM0/RXCAN
PM1/TXCAN
PM2/MISO
PM3/SS
PM4/MOSI
PM5/SCK
PS1/TXD
PS0/RXD
VSSA
46
45
44
43
42
41
40
39
38
37
VDDX
47
PW1/IOC1/PT1
PP5/KWP5
1
48
PW0/IOC0/PT0
36
VRH
35
VDDA
PW2/IOC2/PT2
34
PW3/IOC3/PT3
33
VDD1
32
PAD07/AN07
PAD06/AN06
PAD05/AN05
VSS1
31
PAD04/AN04
30
PAD03/AN03
MC9S12C32
48 LQFP
25
XIRQ/PE0
IRQ/PE1
TEST/VPP
XTAL
24
12
23
PB4
22
PA0
EXTAL
26
21
11
20
MODC/BKGD
VSSPLL
PAD00/AN00
19
27
XFC
10
18
IOC7/PT7
VDDPLL
PAD01/AN01
17
28
RESET
16
IOC6/PT6
VDDR
PAD02/AN02
15
29
VSSR
14
IOC5/PT5
ECLK/PE4
13
PW4/IOC4/PT4
XCLKS/PE7
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Internal Pull
Resistor
CTRL
Description
Reset
State
EXTAL
VDDPLL
NA
NA
XTAL
VDDPLL
NA
NA
Oscillator pins
RESET
VDDX
None
None
XFC
VDDPLL
NA
NA
TEST
VPP
VSSX
NA
NA
BKGD
MODC
TAGHI
VDDX
Up
Up
PE7
NOACC
XCLKS
VDDX
PUCR
Up
PE6
IPIPE1
MODB
VDDX
While RESET
pin is low: Down
PE5
IPIPE0
MODA
VDDX
While RESET
pin is low: Down
PE4
ECLK
VDDX
PUCR
Up
PE3
LSTRB
TAGLO
VDDX
PUCR
Up
PE2
R/W
VDDX
PUCR
Up
PE1
IRQ
VDDX
PUCR
Up
PE0
XIRQ
VDDX
PUCR
Up
PA[7:3]
ADDR[15:1/
DATA[15:1]
VDDX
PUCR
PA[2:1]
ADDR[10:9/
DATA[10:9]
VDDX
PUCR
PA[0]
ADDR[8]/
DATA[8]
VDDX
PUCR
PB[7:5]
ADDR[7:5]/
DATA[7:5]
VDDX
PUCR
PB[4]
ADDR[4]/
DATA[4]
VDDX
PUCR
PB[3:0]
ADDR[3:0]/
DATA[3:0]
VDDX
PUCR
PAD[7:0]
AN[7:0]
VDDA
PP[7]
KWP[7]
VDDX
PERP/
PPSP
PP[6]
KWP[6]
ROMCTL
VDDX
PERP/
PPSP
Disabled
PP[5]
KWP[5]
PW5
VDDX
PERP/
PPSP
PP[4:3]
KWP[4:3]
PW[4:3]
VDDX
PERP/
PPSP
PP[2:0]
KWP[2:0]
PW[2:0]
VDDX
PERP/
PPSP
PJ[7:6]
KWJ[7:6]
VDDX
PERJ/
PPSJ
PERAD/P
Disabled Port AD I/O pins and ATD inputs
PSAD
Internal Pull
Resistor
CTRL
Description
Reset
State
PM5
SCK
VDDX
PERM/
PPSM
PM4
MOSI
VDDX
PERM/
PPSM
PM3
SS
VDDX
PERM/
PPSM
PM2
MISO
VDDX
PERM/
PPSM
PM1
TXCAN
VDDX
PERM/
PPSM
PM0
RXCAN
VDDX
PERM/
PPSM
PS[3:2]
VDDX
PERS/
PPSS
Up
PS1
TXD
VDDX
PERS/
PPSS
Up
PS0
RXD
VDDX
PERS/
PPSS
Up
PT[7:5]
IOC[7:5]
VDDX
PERT/
PPST
PT[4:0]
IOC[4:0]
PW[4:0]
VDDX
PERT/
PPST
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
2.3.2 RESET External Reset Pin
RESET is an active low bidirectional control signal that acts as an input to initialize the MCU to a known
start-up state. It also acts as an open-drain output to indicate that an internal failure has been detected in
either the clock monitor or COP watchdog circuit. External circuitry connected to the RESET pin should
not include a large capacitance that would interfere with the ability of this signal to rise to a valid logic one
within 32 ECLK cycles after the low drive is released. Upon detection of any reset, an internal circuit
drives the RESET pin low and a clocked reset sequence controls when the MCU can begin normal
processing.
This pin is reserved for test and must be tied to VSS in all applications.
CP
CS
VDDPLL
VDDPLL
2.3.5 BKGD / TAGHI / MODC Background Debug, Tag High & Mode Pin
The BKGD / TAGHI / MODC pin is used as a pseudo-open-drain pin for the background debug
communication. In MCU expanded modes of operation when instruction tagging is on, an input low on
this pin during the falling edge of E-clock tags the high half of the instruction word being read into the
instruction queue. It is also used as a MCU operating mode select pin at the rising edge during reset, when
the state of this pin is latched to the MODC bit.
C1
Crystal or
ceramic resonator
XTAL
C2
VSSPLL
* Due to the nature of a translated ground Colpitts oscillator a
DC voltage bias is applied to the crystal
.Please contact the crystal manufacturer for crystal DC
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
EXTAL
C1
MCU
Crystal or
ceramic resonator
RB
RS
XTAL
C2
VSSPLL
EXTAL
MCU
XTAL
CMOS-COMPATIBLE
EXTERNAL OSCILLATOR
(VDDPLL-Level)
not connected
2.3.12 PE3 / LSTRB Port E I/O Pin [3] / Low-Byte Strobe (LSTRB)
In all modes this pin can be used as a general-purpose I/O and is an input with an active pull-up out of
reset. If the strobe function is required, it should be enabled by setting the LSTRE bit in the PEAR register.
This signal is used in write operations. Therefore external low byte writes will not be possible until this
function is enabled. This pin is also used as TAGLO in Special Expanded modes and is multiplexed with
the LSTRB function. This pin is not available in the 48 / 52 pin package versions.
2.3.14 PE1 / IRQ Port E input Pin [1] / Maskable Interrupt Pin
The IRQ input provides a means of applying asynchronous interrupt requests to the MCU. Either falling
edge-sensitive triggering or level-sensitive triggering is program selectable (INTCR register). IRQ is
always enabled and configured to level-sensitive triggering out of reset. It can be disabled by clearing
IRQEN bit (INTCR register). When the MCU is reset the IRQ function is masked in the condition code
register. This pin is always an input and can always be read. There is an active pull-up on this pin while in
reset and immediately out of reset. The pull-up can be turned off by clearing PUPEE in the PUCR register.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
2.3.15 PE0 / XIRQ Port E input Pin [0] / Non Maskable Interrupt Pin
The XIRQ input provides a means of requesting a non maskable interrupt after reset initialization. During
reset, the X bit in the condition code register (CCR) is set and any interrupt is masked until MCU software
enables it. Because the XIRQ input is level sensitive, it can be connected to a multiple-source wired-OR
network. This pin is always an input and can always be read. There is an active pull-up on this pin while
in reset and immediately out of reset. The pull-up can be turned off by clearing PUPEE in the PUCR
register.
PAD7-PAD0 are general purpose I/O pins and also analog inputs for the analog to digital converter.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
2.3.30 PPT[7:5] / IOC[7:5] Port T I/O Pins [7:5]
PT7-PT5 are general purpose input or output pins. They can also be configured as the timer system input capture or output compare pins IOC7-IOC5.
2.4.2 VDDR, VSSR Power & Ground Pins for I/O Drivers & for Internal
Voltage Regulator
External power and ground for I/O drivers and input to the internal voltage regulator. Bypass requirements
depend on how heavily the MCU pins are loaded.
2.4.4 VDDA, VSSA Power Supply Pins for ATD and VREG
VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the analog to
digital converter. .
Nominal
Voltage
VDD1
VDD2
2.5 V
VSS1
VSS2
0V
VDDR
5.0 V
VSSR
0V
VDDX
5.0 V
VSSX
0V
VDDA
5.0 V
VSSA
0V
VRH
5.0 V
VRL
0V
VDDPLL
2.5 V
VSSPLL
0V
Description
Internal power and ground generated by internal regulator. These also
allow an external source to supply the core VDD/VSS voltages and bypass
the internal voltage regulator.
In the 48 and 52 LQFP packages VDD2 and VSS2 are not available.
External power and ground, supply to internal voltage regulator.
NOTE:All VSS pins must be connected together in the application. Because fast signal transitions
place high, short-duration current demands on the power supply, use bypass capacitors with
high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements
depend on MCU pin load.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
S12_CORE
core clock
Flash
RAM
TIM
ATD
PIM
EXTAL
SCI
CRG
bus clock
oscillator clock
SPI
MSCAN
XTAL
VREG
TPM
PE6 =
MODB
PE5 =
MODA
PP6 =
ROMCTL
ROMON
Bit
Mode Description
Special Single Chip, BDM allowed and ACTIVE. BDM is
allowed in all other modes but a serial command is
required to make BDM active.
Emulation Expanded Narrow, BDM allowed
Special Test (Expanded Wide), BDM allowed
Emulation Expanded Wide, BDM allowed
Normal Single Chip, BDM allowed
Normal Expanded Narrow, BDM allowed
Peripheral; BDM allowed but bus operations would cause
bus conflicts (must not be used)
Normal Expanded Wide, BDM allowed
For further explanation on the modes refer to the Core User Guide.
Description
4.3 Security
The device will make available a security feature preventing the unauthorized read and write of the
memory contents. This feature allows:
The user must be reminded that part of the security must lie with the users code. An extreme example
would be users code that dumps the contents of the internal program. This code would defeat the purpose
of security. At the same time the user may also wish to put a back door in the users program. An example
of this is the user downloads a key through the SCI which allows access to a programming routine that
updates parameters.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
4.3.1 Securing the Microcontroller
Once the user has programmed the FLASH, the part can be secured by programming the security bits
located in the FLASH module. These non-volatile bits will keep the part secured through resetting the part
and through powering down the part.
The security byte resides in a portion of the Flash array.
Check the Flash Block User Guide for more details on the security configuration.
4.4.1 Stop
Executing the CPU STOP instruction stops all clocks and the oscillator thus putting the chip in fully static
mode. Wake up from this mode can be done via reset or external interrupts.
4.4.3 Wait
This mode is entered by executing the CPU WAI instruction. In this mode the CPU will not execute
instructions. The internal CPU signals (address and databus) will be fully static. All peripherals stay active.
For further power consumption the peripherals can individually turn off their local clocks.
4.4.4 Run
Although this is not a low power mode, unused peripheral modules should not be enabled in order to save
power.
5.2 Vectors
5.2.1 Vector Table
Table 5-1 lists interrupt sources and vectors in default order of priority.
Table 5-1 Interrupt Vector Locations
Interrupt Source
CCR
Mask
Local Enable
HPRIO Value
to Elevate
$FFFE, $FFFF
None
None
$FFFC, $FFFD
None
$FFFA, $FFFB
None
$FFF8, $FFF9
None
None
$FFF6, $FFF7
SWI
None
None
$FFF4, $FFF5
XIRQ
X-Bit
None
Vector Address
$FFF2, $FFF3
IRQ
I-Bit
INTCR (IRQEN)
$F2
$FFF0, $FFF1
I-Bit
CRGINT (RTIE)
$F0
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
$FFEE, $FFEF
I-Bit
TIE (C0I)
$EE
$FFEC, $FFED
I-Bit
TIE (C1I)
$EC
$FFEA, $FFEB
I-Bit
TIE (C2I)
$EA
$FFE8, $FFE9
I-Bit
TIE (C3I)
$E8
$FFE6, $FFE7
I-Bit
TIE (C4I)
$E6
$FFE4, $FFE5
I-Bit
TIE (C5I)
$E4
$FFE2, $FFE3
I-Bit
TIE (C6I)
$E2
$FFE0, $FFE1
I-Bit
TIE (C7I)
$E0
$FFDE, $FFDF
I-Bit
TMSK2 (TOI)
$DE
$FFDC, $FFDD
I-Bit
PACTL (PAOVI)
$DC
$FFDA, $FFDB
I-Bit
PACTL (PAI)
$DA
$FFD8, $FFD9
SPI
I-Bit
$D8
$FFD6, $FFD7
SCI
I-Bit
SCICR2
(TIE, TCIE, RIE, ILIE)
$D6
ATD
I-Bit
ATDCTL2 (ASCIE)
$D2
Port J
I-Bit
PIEP (PIEP7-6)
$CE
$FFD4, $FFD5
$FFD2, $FFD3
Reserved
Reserved
$FFD0, $FFD1
$FFCE, $FFCF
$FFCC, $FFCD
Reserved
$FFCA, $FFCB
Reserved
Reserved
$FFC8, $FFC9
$FFC6, $FFC7
I-Bit
PLLCR (LOCKIE)
$C6
$FFC4, $FFC5
I-Bit
PLLCR (SCMIE)
$C4
Reserved
$FFBA to $FFC3
$FFB8, $FFB9
FLASH
I-Bit
$B8
$FFB6, $FFB7
CAN wake-up
I-Bit
CANRIER (WUPIE)
$B6
$FFB4, $FFB5
CAN errors
I-Bit
$B4
$FFB2, $FFB3
CAN receive
I-Bit
CANRIER (RXFIE)
$B2
$FFB0, $FFB1
CAN transmit
I-Bit
CANTIER (TXEIE[2:0])
$B0
$FF90 to $FFAF
Reserved
$FF8E, $FF8F
Port P
I-Bit
PIEP (PIEP7-0)
$8E
$FF8C, $FF8D
I-Bit
PWMSDN(PWMIE)
$8C
$FF8A, $FF8B
VREG LVI
I-Bit
CTRL0 (LVIE)
$8A
$FF80 to $FF89
Reserved
5.3 Resets
Resets are a subset of the interrupts featured inTable 5-1. The different sources capable of generating a
system reset are summarized in Table 5-2. When a reset occurs, MCU registers and control bits are
changed to known start-up states. Refer to the respective module Block User Guides for register reset
states
Priority
Source
Power-on Reset
CRG Module
$FFFE, $FFFF
Vector
External Reset
RESET pin
$FFFE, $FFFF
VREG Module
$FFFE, $FFFF
CRG Module
$FFFC, $FFFD
CRG Module
$FFFA, $FFFB
NOTE:
For devices assembled in 48-pin or 52-pin LQFP packages all non-bonded out pins
should be configured as outputs after reset in order to avoid current drawn from
floating inputs. Refer to Table 2-1 for affected pins.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Flash Block2 is always visible in the range $C000-$FFFF if ROMON is set.
7.1.1 VREGEN
VREGEN is connected internally to VDDR.
Every supply pair must be decoupled by a ceramic capacitor connected as near as possible to the
corresponding pins (C1 - C6).
Use low ohmic low inductance connections between VSS1, VSS2 and VSSR.
Keep traces of VSSPLL, EXTAL and XTAL as short as possible and occupied board area for C7,
C8, C11 and Q1 as small as possible.
Do not place other signals or supplies underneath area occupied by C7, C8, C10 and Q1 and the
connection area to the MCU.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Table 8-1 Recommended External Component Values
Component
Purpose
Type
Value
C1
ceramic X7R
220nF, 1470nF
C2
ceramic X7R
220nF
C3
ceramic X7R
100nF
C4
X7R/tantalum
>=100nF
C5
ceramic X7R
100nF
C6
X7R/tantalum
>=100nF
C7
C8
C9
C10
C11
DC cutoff cap
R1
Q1
Quartz
NOTES:
1. In 48LQFP and 52LQFP package versions, VDD2 is not available. Thus 470nF must be connected to VDD1.
VDDX
VSSA
C3
VSSX
VDDA
VDD1
C1
VSSR
C4
C7
R1
C8
C10
Note :
Oscillator in
Colpitts mode.
C11
C5
VDDR
C9
VSS1
Q1
VSSPLL
VDDPLL
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Figure 8-2 Recommended PCB Layout (52 LQFP)
C3
VDDA
VDD1
C1
VSS1
VSSR
C4
C7
C8
C10
R1
C11
C5
VDDR
C9
C6
VDDX
VSSA
VSSX
Q1
VSSPLL
VDDPLL
VSSA
VSSX
VDDA
VSS2
VDD1
C2
C1
VDD2
VSS1
VSSR
C4
C7
C10
C9
R1
C8
VDDR
C11
C5
C6
VDDX
C3
Q1
VSSPLL
VDDPLL
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
The Low Voltage Reset feature uses the low voltage reset signal from the VREG module as an input to the
CRG module. When the regulator output voltage supply to the internal chip logic falls below a specified
threshold the LVR signal from the VREG module causes the CRG module to generate a reset. Consult the
VREG Block User Guide for voltage level specifications.
9.1.1 XCLKS
The XCLKS input signal is active low (see 2.3.8 PE7 / NOACC / XCLKS Port E I/O Pin 7).
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
The MSCAN is part of the IPBus domain.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
A.1 General
NOTE:
The electrical characteristics given in this section are preliminary and should be
used as a guide only. Values cannot be guaranteed by Motorola and are subject to
change without notice.
NOTE:
The part is specified and tested over the 5V and 3.3V ranges. For the intermediate
range, generally the electrical specifications for the 3.3V range apply, but the part
is not tested in production test in the intermediate range.
This supplement contains the most accurate electrical information for the MC9S12C32 microcontroller
available at the time of publication. The information should be considered PRELIMINARY and is subject
to change.
This introduction is intended to give an overview on several common topics like power supply, current
injection etc.
NOTE:
P: Those parameters are guaranteed during production testing on each individual device.
C: Those parameters are achieved by the design characterization by measuring a statistically relevant
sample size across process variations. They are regularly verified by production monitors.
T: Those parameters are achieved by design characterization on a small sample size from typical devices.
All values shown in the typical column are within this category.
D: Those parameters are derived mainly from simulations.
NOTE:
In the following context VDD5 is used for either VDDA, VDDR and VDDX; VSS5
is used for either VSSA, VSSR and VSSX unless otherwise noted.
IDD5 denotes the sum of the currents flowing into the VDDA, VDDX and VDDR
pins.
VDD is used for VDD1, VDD2 and VDDPLL, VSS is used for VSS1, VSS2 and
VSSPLL.
IDD is used for the sum of the currents flowing into VDD1 and VDD2.
A.1.3 Pins
There are four groups of functional pins.
A.1.3.1 5V I/O pins
Those I/O pins have a nominal level of 5V. This class of pins is comprised of all port I/O pins, the analog
inputs, BKGD pin and the RESET inputs.The internal structure of all those pins is identical, however some
of the functionality may be disabled. E.g. pull-up and pull-down resistors may be disabled permanently.
A.1.3.2 Analog Reference
This class is made up by the two VRH and VRL pins. In 48 and 52 pin package versions the VRL pad is
bonded to the VSSA pin.
A.1.3.3 Oscillator
The pins XFC, EXTAL, XTAL dedicated to the oscillator have a nominal 2.5V level. They are supplied
by VDDPLL.
A.1.3.4 TEST
This pin is used for production testing only.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
A.1.5 Absolute Maximum Ratings
Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima
is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the
device.
This device contains circuitry protecting against damage due to high static voltage or electrical fields;
however, it is advised that normal precautions be taken to avoid application of any voltages higher than
maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused
inputs are tied to an appropriate logic voltage level (e.g., either VSS5 or VDD5).
Rating
Symbol
Min
Max
Unit
VDD5
-0.3
6.5
VDD
-0.3
3.0
VDDPLL
-0.3
3.0
VDDX
-0.3
0.3
VSSX
-0.3
0.3
VIN
-0.3
6.5
Analog Reference
VRH, VRL
-0.3
6.5
VILV
-0.3
3.0
TEST input
VTEST
-0.3
10.0
10
-25
+25
mA
11
IDL
-25
+25
mA
12
IDT
-0.25
mA
13
40
125
14
TJ
40
140
15
Tstg
65
155
NOTES:
1. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply.
The absolute maximum ratings apply when the device is powered from an external source.
2. All digital I/O pins are internally clamped to VSSX and VDDX, VSSR and VDDR or VSSA and VDDA.
3. These pins are internally clamped to VSSPLL and VDDPLL
4. This pin is clamped low to VSSPLL, but not clamped high. This pin must be tied low in applications.
Model
Human Body
Machine
Description
Symbol
Value
Unit
Series Resistance
R1
1500
Ohm
Storage Capacitance
100
pF
3
3
Series Resistance
R1
Ohm
Storage Capacitance
200
pF
3
3
-2.5
7.5
Latch-up
Rating
Symbol
Min
Max
Unit
VHBM
2000
VMM
200
VCDM
500
ILAT
+100
-100
mA
ILAT
+200
-200
mA
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
NOTE:
Instead of specifying ambient temperature all parameters are specified for the more
meaningful silicon junction temperature. For power dissipation calculations refer
to Section A.1.8 Power Dissipation and Thermal Characteristics.
Table A-4 Operating Conditions
Rating
Symbol
Min
Typ
Max
Unit
VDD5
2.97
5.5
VDD
2.25
2.5
2.75
VDDPLL
2.25
2.5
2.75
VDDX
-0.1
0.1
VSSX
-0.1
0.1
Oscillator
fosc
0.5
16
MHz
Bus Frequency
fbus
0.5
25
MHz
TJ
-40
140
NOTES:
1. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. .
Two cases with internal voltage regulator enabled and disabled must be considered:
1. Internal Voltage Regulator disabled
Which is the sum of all output currents on I/O ports associated with VDDX and VDDM.
For RDSON is valid:
V OL
R DSON = ------------ ;for outputs driven low
I OL
respectively
V DD5 V OH
R DSON = ------------------------------------ ;for outputs driven high
I OH
2. Internal voltage regulator enabled
P INT = I DDR V DDR + I DDA V DDA
IDDR is the current shown in Table A-8 and not the overall current flowing into VDDR, which
additionally contains the current flowing into the external loads with output high.
2
P IO =
R DSON I IO
i
i
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Which is the sum of all output currents on I/O ports associated with VDDX and VDDR.
Rating
Symbol
Min
Typ
Max
Unit
JA
69
oC/W
JA
53
JB
30
oC/W
JC
20
JT
oC/W
JA
65
oC/W
JA
49
C/W
JB
31
C/W
JC
17
oC/W
10
JT
oC/W
11
JA
52
12
JA
42
oC/W
13
JB
28
oC/W
14
JC
18
C/W
15
JT
C/W
C/W
C/W
C/W
NOTES:
1. The values for thermal resistance are achieved by package simulations
2. PC Board according to EIA/JEDEC Standard 51-2
3. PC Board according to EIA/JEDEC Standard 51-7
Num
Min
Typ
Max
Unit
0.65*VDD5
VIH
VDD5 + 0.3
VIL
0.35*VDD5
VIL
VSS5 - 0.3
Input Hysteresis
Rating
Symbol
IH
VHYS
250
mV
in
2.5
2.5
OH
VDD5 0.8
VOH
VDD5 0.8
VOL
0.8
OL
0.8
IPUL
-130
IPUH
-10
IPDH
130
IPDL
10
pF
2.5
25
mA
IL
10
IH
11
IH
12
IL
13
Input Capacitance
Cin
14
Injection current2
Single Pin limit
Total Device Limit. Sum of all injected currents
IICS
IICP
15
tPIGN
16
tPVAL
-2.5
-25
10
NOTES:
1. Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for
each 8 C to 12 C in the temperature range from 50 C to 125 C.
2. Refer to Section A.1.4 Current Injection, for more details
3. Parameter only applies in STOP or Pseudo STOP mode.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Table A-7 3.3V I/O Characteristics
Conditions are VDDX=3.3V +/-10%, Termperature from -40C to +140C, unless otherwise noted
Num
Min
Typ
Max
Unit
0.65*VDD5
VIH
VDD5 + 0.3
VIL
0.35*VDD5
VIL
VSS5 - 0.3
Input Hysteresis
Rating
Symbol
IH
VHYS
250
mV
in
2.5
2.5
OH
VDD5 0.4
VDD5 0.4
0.4
OL
0.4
IPUL
60
IL
OH
OL
10
IPUH
-6
11
IPDH
60
IPDL
pF
2.5
25
mA
IH
12
IL
11
Input Capacitance
Cin
12
Injection current2
Single Pin limit
Total Device Limit. Sum of all injected currents
IICS
IICP
13
tPIGN
14
tPVAL
-2.5
-25
10
NOTES:
1. Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for
each 8 C to 12 C in the temperature range from 50 C to 125 C.
2. Refer to Section A.1.4 Current Injection, for more details
3. Parameter only applies in STOP or Pseudo STOP mode.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Rating
Run Supply Current Single Chip
Symbol
Min
Typ
IDD5
Max
Unit
40
mA
30
8
mA
P
P
C
C
P
C
P
C
P
C
P
IDDPS1
C
C
C
C
C
IDDPS(1)
IDDW
3.5
2.5
340
360
500
550
590
720
780
1100
450
1450
1900
4500
540
700
750
880
1300
Stop Current 3
C
P
C
P
C
P
C
P
-40C
27C
85C
"C" Temp Option 100C
105C
"V" Temp Option 120C
125C
"M" Temp Option 140C
IDDS1
10
20
100
140
170
300
350
520
80
1000
1400
4000
NOTES:
1. STOP current measured in production test at increased junction temperature, hence for Temp Option "C" the test is
carried out at 100C although the Temperature specification is 85C. Similarly for "v" and "M" options the temperature
used in test lies 15C above the temperature option specification.
2. PLL off
3. At those low power dissipation levels TJ = TA can be assumed
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Input Voltages
Symbol
Min
Typical
Max
Unit
VVDDR,A
2.97
5.5
Regulator Current
Reduced Power Mode
Shutdown Mode
IREG
20
12
50
40
A
A
VDD
2.35
1.6
2.5
2.5
1
2.75
2.75
V
V
V
2.35
2.0
1.6
2.5
2.5
2.5
4
2.75
2.75
2.75
V
V
V
VLVIA
VLVID
4.30
4.42
4.53
4.65
4.77
4.89
V
V
VLVRA
2.25
Power-on Reset7
Assert Level
Deassert Level
VPORA
VPORD
0.97
2.05
V
V
Characteristic
VDDPLL
NOTES:
1. High Impedance Output
2. Current IDDPLL = 1mA (Colpitts Oscillator)
3. Current IDDPLL = 3mA (Pierce Oscillator)
4. High Impedance Output
5. Monitors VDDA, active only in Full Performance Mode. Indicates I/O & ADC performance degradation due to low supply
voltage.
6. Monitors VDD, active only in Full Performance Mode. MCU is monitored by the POR in RPM (see Figure B-1)
7. Monitors VDD. Active in all modes.
NOTE:
The electrical characteristics given in this section are preliminary and should be
used as a guide only. Values in this section cannot be guaranteed by Motorola and
are subject to change without notice.
B.2.0.2 LVR
The release level VLVRR and the assert level VLVRA are derived from the VDD Supply. They are also valid
if the device is powered externally. After releasing the LVR reset the oscillator and the clock quality check
are started. If after a time tCQOUT no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by nuposc.
Voltage regulator sub modules LVI (low voltage interrupt), POR (power-on reset) and LVR (low voltage
reset) handle chip power-up or drops of the supply voltage. Their function is described in Figure B-1.
Figure B-1 Voltage Regulator - Chip Power-up and Voltage Drops (not scaled)
V
VDDA
VLVID
VLVIA
VDD
VLVRD
VLVRA
VPORD
t
LVI
LVI enabled
POR
LVR
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
The capacitive loads are specified in Table B-2. Ceramic capacitors with X7R dielectricum are required.
Table B-2 Voltage Regulator - Capacitive Loads
Num
Characteristic
Symbol
Min
Typical
Max
Unit
CDDext
440
440
12000
nF
CDDPLLext
90
220
5000
nF
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
The Table B-3 shows conditions under which the ATD operates.
The following constraints exist to obtain full-scale, full range results:
VSSA VRL VIN VRH VDDA. This constraint exists since the sample buffer amplifier can not
drive beyond the power supply levels that it ties to. If the input level goes outside of this range it will
effectively be clipped.
Table B-3 ATD Operating Characteristics
Conditions are shown in Table A-4 unless otherwise noted. Supply Voltage 5V-10% <= VDDA <=5V+10%
Num
Rating
Symbol
Min
VRL
VRH
VSSA
VDDA/2
VRH-VRL
4.75
fATDCLK
Typ
Max
Unit
VDDA/2
VDDA
V
V
5.25
0.5
2.0
MHz
NCONV10
TCONV10
14
7
28
14
Cycles
s
NCONV10
TCONV10
12
6
26
13
Cycles
s
Reference Potential
Low
High
5.0
tREC
20
IREF
0.375
mA
NOTES:
1. Full accuracy is not guaranteed when differential voltage is less than 4.75V
2. The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample
period of 16 ATD clocks.
beyond the power supply levels that it ties to. If the input level goes outside of this range it will effectively
be clipped
Num C
Rating
Symbol
Min
VRL
VRH
VSSA
VDDA/2
Typ
Max
Unit
VDDA/2
VDDA
V
V
3.6
Reference Potential
1
Low
High
VRH-VRL
3.0
fATDCLK
0.5
2.0
MHz
14
7
28
14
Cycles
s
12
6
26
13
Cycles
s
tREC
20
IREF
0.250
mA
3.3
NCONV8
TCONV8
NOTES:
1. The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample
period of 16 ATD clocks.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
B.4.3.3 Current injection
There are two cases to consider.
1. A current is injected into the channel being converted. The channel being stressed has conversion
values of $3FF ($FF in 8-bit mode) for analog inputs greater than VRH and $000 for values less
than VRL unless the current is higher than specified as disruptive conditions.
2. Current is injected into pins in the neighborhood of the channel being converted. A portion of this
current is picked up by the channel (coupling ratio K), This additional current impacts the accuracy
of the conversion depending on the source resistance.
The additional input voltage error on the converted channel can be calculated as VERR = K * RS *
IINJ, with IINJ being the sum of the currents injected into the two pins adjacent to the converted
channel.
Table B-5 ATD Electrical Characteristics
Conditions are shown in Table A-4 unless otherwise noted
Num
Rating
Symbol
Min
Typ
Max
Unit
RS
10
15
pF
INA
2.5
mA
Kp
10-4
A/A
Kn
10-2
A/A
CINN
CINS
-2.5
fATDCLK = 2.0MHz
Num
10-Bit Resolution
LSB
DNL
Counts
INL
Counts
AE
-2.5
2.5
Counts
8-Bit Resolution
LSB
DNL
0.5
INL
1.0
AE
-1.5
Rating
8-Bit Absolute
Error1
Symbol
Min
Typ
Max
Unit
mV
20
mV
0.5
Counts
0.5
1.0
Counts
1.5
Counts
NOTES:
1. These values include quantization error which is inherently 1/2 count for any A/D converter.
fATDCLK = 2.0MHz
Num
Rating
Symbol
Min
10-Bit Resolution
LSB
DNL
1.5
INL
3.5
AE
-5
8-Bit Resolution
LSB
DNL
0.5
INL
1.5
AE
-2.0
Typ
Max
3.25
mV
1.5
Counts
1.5
3.5
Counts
2.5
Counts
13
mV
0.5
Counts
1.5
Counts
1.5
2.0
Counts
NOTES:
1. These values include the quantization error which is inherently 1/2 count for any A/D converter.
Unit
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
For the following definitions see also Figure B-2.
Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.
Vi Vi 1
DNL ( i ) = ------------------------ 1
1LSB
The Integral Non-Linearity (INL) is defined as the sum of all DNLs:
n
INL ( n ) =
i=1
Vn V0
DNL ( i ) = -------------------- n
1LSB
DNL
LSB
Vi-1
$3FF
$3FE
$3FD
$FF
$3FB
$3FA
$3F9
$3F8
$FE
$3F7
$3F6
$3F4
8-Bit Resolution
$3F5
10-Bit Resolution
$3FC
$FD
$3F3
6
5
4
2
1
0
3.25
6.5
9.75
3286 3289 3292 3295 3299 3302 3305 3309 3312 3315 3318 3321 3324 3328
Vin
mV
NOTE:
Figure B-2 shows only definitions, for specification values refer to Table B-6.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
The Flash program and erase operations are timed using a clock derived from the oscillator using the
FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits
specified as fNVMOP.
The minimum program and erase times shown in Table B-8 are calculated for maximum fNVMOP and
maximum fbus. The maximum times are calculated for minimum fNVMOP and a fbus of 2MHz.
1
1
t swpgm = 9 --------------------- + 25 ---------f NVMOP
f bus
B.5.1.2 Burst Programming
This applies only to the Flash where up to 32 words in a row can be programmed consecutively using burst
programming by keeping the command pipeline filled. The time to program a consecutive word can be
calculated as:
1
1
t bwpgm = 4 --------------------- + 9 ---------f NVMOP
f bus
The time to program a whole row is:
1
t era 4000 --------------------f NVMOP
1
t mass 20000 --------------------f NVMOP
The setup times can be ignored for this operation.
Num
Rating
Symbol
Min
Typ
Max
Unit
fNVMOSC
0.5
501
MHz
fNVMBUS
Operating Frequency
fNVMOP
150
200
kHz
tswpgm
462
74.53
tbwpgm
20.42
313
tbrpgm
678.42
1035.53
tera
204
26.73
ms
tmass
1004
1333
ms
t check
115
327786
tcyc
MHz
NOTES:
1. Restrictions for oscillator in crystal mode apply!
2. Minimum Programming times are achieved under maximum NVM operating frequency f NVMOP and maximum bus frequency fbus.
3. Maximum Erase and Programming times are achieved under particular combinations of f NVMOP and bus frequency f bus
. Refer to formulae in Sections A.3.1.1 - A.3.1.4 for guidance.
4. Minimum Erase times are achieved under maximum NVM operating frequency f NVMOP .
5. Minimum time, if first word in the array is not blank
6. Maximum time to complete check on an erased block.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
NOTE:
All values shown in Table B-9 are target values and subject to further extensive
characterization.
Table B-9 NVM Reliability Characteristics
Rating
Symbol
Min
tNVMRET
15
Years
nFLPE
10,000
Cycles
Num
Typ
Max
Unit
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
B.6.1 Startup
Table B-10 summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
Table B-10 Startup Characteristics
Num
Rating
Symbol
Min
VPORR
VPORA
0.97
PWRSTL
tosc
nRST
192
PWIRQ
20
tWRS
Typ
Max
Unit
2.07
196
nosc
ns
14
tcyc
B.6.2 Oscillator
The device features an internal Colpitts oscillator. By asserting the XCLKS input during reset this
oscillator can be bypassed allowing the input of a square wave. Before asserting the oscillator to the
internal system clocks the quality of the oscillation is checked for each start from either power-on, STOP
or oscillator fail. tCQOUT specifies the maximum time before switching to the internal self clock mode in
case no proper oscillation is detected. The quality monitor also determines the minimum oscillator start-up
time tUPOSC. The device features a clock monitor. A time-out is asserted if the frequency of the incoming
clock signal is below the Clock Monitor FailureAssert Frequency fCMFA.
Table B-11 Oscillator Characteristics
Num
1a
1b
Rating
Symbol
Min
Typ
Max
Unit
fOSC
0.5
16
MHz
fOSC
0.5
40
MHz
Startup Current
iOSC
100
tUPOSC
tCQOUT
0.45
fCMFA
50
fEXT
0.5
tEXTL
9.5
ns
tEXTH
9.5
ns
tEXTR
ns
10
tEXTF
ns
11
12
A
82
100
1003
ms
2.5
200
KHz
50
MHz
CIN
pF
VDCBIAS
1.1
NOTES:
1. Depending on the crystal a damping series resistor might be necessary
2. fosc = 4MHz, C = 22pF.
3. Maximum value is for extreme cases using high Q, low frequency crystals
4. XCLKS =0 during reset
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Cp
VDDPLL
R
Phase
Cs
fosc
1
refdv+1
fref
fcmp
XFC Pin
VCO
KV
fvco
Detector
Loop Divider
1
synr+1
1
2
KV = K1 e
( f 1 f vco )
----------------------K 1 1V
= 100 e
( 60 50 )
----------------------- 100
= -90.48MHz/V
K = i ch K V
= 316.7Hz/
2 f ref
f ref
1
f C < ------------------------------------------ ------ f C < -------------- ;( = 0.9 )
4 10
2 10
+ 1+
fC < 25kHz
f VCO
n = ------------- = 2 ( synr + 1 )
f ref
= 50
With the above values the resistance can be calculated. The example is shown for a loop bandwidth
fC=10kHz:
2 n fC
R = ----------------------------- = 2**50*10kHz/(316.7Hz/)=9.9k=~10k
K
0.516
2
C s = ---------------------- --------------- ;( = 0.9 ) = 5.19nF =~ 4.7nF
fC R fC R
The capacitance Cp should be chosen in the range of:
C s 20 C p C s 10
Cp = 470pF
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
N-1
tmin1
tnom
tmax1
tminN
tmaxN
t min ( N )
t max ( N )
For N < 100, the following equation is a good fit for the maximum jitter:
j1
J ( N ) = -------- + j 2
N
J(N)
10
20
This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the
effect of the jitter to a large extent.
Num C
Rating
Symbol
Min
Typ
Max
Unit
fSCM
5.5
MHz
fVCO
50
MHz
|trk|
%1
D Lock Detection
|Lock|
1.5
%(1)
D Un-Lock Detection
|unl|
0.5
2.5
%(1)
|unt|
%(1)
tstab
0.5
ms
tacq
0.3
ms
tal
0.2
ms
10
K1
-100
MHz/V
11
f1
60
MHz
12
| ich |
38.5
13
| ich |
3.5
14
j1
1.1
15
j2
0.13
NOTES:
1. % deviation from target frequency
2. fOSC = 4MHz, fBUS = 25MHz equivalent fVCO = 50MHz: REFDV = #$03, SYNR = #$018, Cs = 4.7nF, Cp = 470pF, Rs =
10K.
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
B.7 MSCAN
Table B-13 MSCAN Wake-up Pulse Characteristics
Conditions are shown in Table A-4 unless otherwise noted
Num C
Rating
Symbol
tWUP
tWUP
Typ
Max
2
Min
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
B.8 SPI
Value
Unit
50
pF
Drive mode
Load capacitance CLOAD,
on all outputs
Thresholds for delay
measurement points
SS1
(OUTPUT)
2
SCK
(CPOL = 0)
(OUTPUT)
13
12
13
4
4
SCK
(CPOL = 1)
(OUTPUT)
5
MISO
(INPUT)
6
MSB IN2
BIT 6 . . . 1
10
MOSI
(OUTPUT)
12
LSB IN
9
MSB OUT2
BIT 6 . . . 1
11
LSB OUT
SS1
(OUTPUT)
1
2
12
13
12
13
SCK
(CPOL = 0)
(OUTPUT)
4
SCK
(CPOL = 1)
(OUTPUT)
5
MISO
(INPUT)
6
MSB IN2
BIT 6 . . . 1
LSB IN
11
9
MOSI
(OUTPUT) PORT DATA
BIT 6 . . . 1
PORT DATA
Characteristic
SCK Frequency
Symbol
Unit
Min
Typ
Max
fsck
1/2048
1/2
fbus
SCK Period
tsck
2048
tbus
tlead
1/2
tsck
tlag
1/2
tsck
twsck
1/2
tsck
tsu
ns
thi
ns
tvsck
30
ns
10
tvss
15
ns
11
tho
20
ns
12
trfi
ns
trfo
ns
13
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
SS
(INPUT)
1
12
13
12
13
SCK
(CPOL = 0)
(INPUT)
4
SCK
(CPOL = 1)
(INPUT) 10
7
MISO
(OUTPUT)
9
see
note
SLAVE MSB
5
MOSI
(INPUT)
BIT 6 . . . 1
11
11
SEE
NOTE
6
MSB IN
BIT 6 . . . 1
LSB IN
SS
(INPUT)
3
1
2
12
13
12
13
SCK
(CPOL = 0)
(INPUT)
4
SCK
(CPOL = 1)
(INPUT)
see
note
SLAVE
MSB OUT
MOSI
(INPUT)
11
9
MISO
(OUTPUT)
BIT 6 . . . 1
6
MSB IN
BIT 6 . . . 1
LSB IN
Characteristic
SCK Frequency
Symbol
Unit
Min
Typ
Max
fsck
DC
1/4
fbus
SCK Period
tsck
tbus
tlead
tbus
tlag
tbus
twsck
tbus
tsu
ns
thi
ns
ta
20
ns
tdis
22
ns
1
ns
tvsck
30 + tbus
10
tvss
30 + tbus 1
ns
11
tho
20
ns
12
trfi
ns
trfo
ns
13
NOTES:
1. tbus added due to internal synchronization delay
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
ECLK
PE4
5
9
Addr/Data
(read)
PA, PB
data
16
15
data
11
data
addr
8
12
Addr/Data
(write)
PA, PB
10
14
13
data
addr
17
18
19
20
21
22
23
24
25
26
27
R/W
PE2
LSTRB
PE3
NOACC
PE7
28
29
PIPO0
PIPO1, PE6,5
Conditions are 4.75V < VDDX < 5.25V, Junction Temperature -40C to +140C, CLOAD = 50pF
Num
Rating
Symbol
Min
Cycle time
Typ
Max
Unit
fo
25.0
MHz
tcyc
40
ns
PWEL
19
ns
PWEH
19
ns
tAD
tAV
11
ns
tMAH
ns
tAHDS
ns
tDHA
ns
10
tDSR
13
ns
11
tDHR
ns
12
tDDW
13
tDHW
ns
14
tDSW
12
ns
15
tACCA
19
ns
16
tACCE
ns
17
tRWD
18
tRWV
14
ns
19
tRWH
ns
20
tLSD
21
tLSV
14
ns
22
tLSH
ns
23
tNOD
24
tNOV
14
ns
25
tNOH
ns
26
tP0D
27
tP0V
11
28
tP1D
29
tP1V
11
NOTES:
1. Affected by clock stretch: add N x tcyc where N=0,1,2 or 3, depending on the number of clock stretches.
ns
ns
ns
ns
ns
ns
ns
25
ns
ns
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Table C-5 Expanded Bus Timing Characteristics (3.3V Range)
Num
Rating
Symbol
Min
Cycle time
Typ
Max
Unit
fo
16.0
MHz
tcyc
62.5
ns
PWEL
30
ns
PWEH
30
ns
tAD
tAV
16
ns
tMAH
ns
tAHDS
ns
tDHA
ns
10
tDSR
15
ns
11
tDHR
ns
12
tDDW
13
tDHW
ns
14
tDSW
15
ns
15
tACCA
29
ns
16
tACCE
15
ns
17
tRWD
18
tRWV
16
ns
19
tRWH
ns
20
tLSD
21
tLSV
16
ns
22
tLSH
ns
23
tNOD
24
tNOV
16
ns
25
tNOH
ns
26
tP0D
27
tP0V
16
28
tP1D
29
tP1V
11
16
15
14
14
14
NOTES:
1. Affected by clock stretch: add N x tcyc where N=0,1,2 or 3, depending on the number of clock stretches.
14
ns
ns
ns
ns
ns
ns
ns
25
ns
ns
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
This section provides the physical dimensions of the MC9S12C32 packages 48LQFP, 52LQFP, 80QFP.
41
61
D
S
M
C A-B
D
0.20
-A-,-B-,-D-
0.20
H A-B
-B-
0.05 D
-A-
40
DETAIL A
DETAIL A
21
80
1
0.20
A
H A-B
20
-DD
0.05 A-B
J
S
0.20
C A-B
DETAIL C
-H-
-C-
DATUM
PLANE
0.20
C A-B
SECTION B-B
VIEW ROTATED 90
0.10
SEATING
PLANE
M
G
U
T
DATUM
PLANE
-H-
K
W
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF
LEAD AND IS COINCIDENT WITH THE
LEAD WHERE THE LEAD EXITS THE PLASTIC
BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS -A-, -B- AND -D- TO BE
DETERMINED AT DATUM PLANE -H-.
5. DIMENSIONS S AND V TO BE DETERMINED
AT SEATING PLANE -C-.
6. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.25 PER SIDE. DIMENSIONS
A AND B DO INCLUDE MOLD MISMATCH
AND ARE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 TOTAL IN
EXCESS OF THE D DIMENSION AT MAXIMUM
MATERIAL CONDITION. DAMBAR CANNOT
BE LOCATED ON THE LOWER RADIUS OR
THE FOOT.
X
DETAIL C
DIM
A
B
C
D
E
F
G
H
J
K
L
M
N
P
Q
R
S
T
U
V
W
X
MILLIMETERS
MIN
MAX
13.90
14.10
13.90
14.10
2.15
2.45
0.22
0.38
2.00
2.40
0.22
0.33
0.65 BSC
--0.25
0.13
0.23
0.65
0.95
12.35 REF
5
10
0.13
0.17
0.325 BSC
0
7
0.13
0.30
16.95
17.45
0.13
--0
--16.95
17.45
0.35
0.45
1.6 REF
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
4X 13 TIPS
52
40
CL
39
AB
3X
-L-
-M-
AB
B
B1
13
VIEW Y
VIEW Y
BASE METAL
PLATING
V1
27
14
26
-N-
A1
0.13 (0.005)
D
T L-M
S1
SECTION AB-AB
A
S
4X
2
0.10 (0.004) T
-H-TSEATING
PLANE
4X
3
VIEW AA
0.05 (0.002)
2X R
R1
0.25 (0.010)
C2
GAGE PLANE
K
C1
E
VIEW AA
ROTATED 90 CLOCKWISE
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF
LEAD AND IS COINCIDENT WITH THE LEAD WHERE
THE LEAD EXITS THE PLASTIC BODY AT THE
BOTTOM OF THE PARTING LINE.
4. DATUMS -L-, -M- AND -N- TO BE DETERMINED AT
DATUM PLANE -H-.
5. DIMENSIONS S AND V TO BE DETERMINED AT
SEATING PLANE -T-.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25
(0.010) PER SIDE. DIMENSIONS A AND B DO
INCLUDE MOLD MISMATCH AND ARE
DETERMINED AT DATUM PLANE -H7. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. DAMBAR PROTRUSION SHALL NOT
CAUSE THE LEAD WIDTH TO EXCEED 0.46 (0.018).
MINIMUM SPACE BETWEEN PROTRUSION AND
ADJACENT LEAD OR PROTRUSION 0.07 (0.003).
DIM
A
A1
B
B1
C
C1
C2
D
E
F
G
J
K
R1
S
S1
U
V
V1
W
Z
1
2
3
MILLIMETERS
MIN
MAX
10.00 BSC
5.00 BSC
10.00 BSC
5.00 BSC
--1.70
0.05
0.20
1.30
1.50
0.20
0.40
0.45
0.75
0.22
0.35
0.65 BSC
0.07
0.20
0.50 REF
0.08
0.20
12.00 BSC
6.00 BSC
0.09
0.16
12.00 BSC
6.00 BSC
0.20 REF
1.00 REF
0
7
--0
12 REF
12 REF
INCHES
MIN
MAX
0.394 BSC
0.197 BSC
0.394 BSC
0.197 BSC
--0.067
0.002 0.008
0.051
0.059
0.008
0.016
0.018
0.030
0.009
0.014
0.026 BSC
0.003
0.008
0.020 REF
0.003
0.008
0.472 BSC
0.236 BSC
0.004
0.006
0.472 BSC
0.236 BSC
0.008 REF
0.039 REF
0
7
--0
12 REF
12 REF
0.200 AB T-U Z
DETAIL Y
A1
48
37
36
U
V
AE
12
25
13
AE
V1
24
DIM
A
A1
B
B1
C
D
E
F
G
H
J
K
L
M
N
P
R
S
S1
V
V1
W
AA
Z
S1
T, U, Z
S
DETAIL Y
4X
0.200 AC T-U Z
0.080 AC
AB
AD
AC
MILLIMETERS
MIN MAX
7.000 BSC
3.500 BSC
7.000 BSC
3.500 BSC
1.400 1.600
0.170 0.270
1.350 1.450
0.170 0.230
0.500 BSC
0.050 0.150
0.090 0.200
0.500 0.700
0
7
12 REF
0.090 0.160
0.250 BSC
0.150 0.250
9.000 BSC
4.500 BSC
9.000 BSC
4.500 BSC
0.200 REF
1.000 REF
BASE METAL
0.250
B1
GAUGE PLANE
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
1. CONTROLLING DIMENSION: MILLIMETER.
2. DATUM PLANE AB IS LOCATED AT BOTTOM
OF LEAD AND IS COINCIDENT WITH THE
LEAD WHERE THE LEAD EXITS THE PLASTIC
BODY AT THE BOTTOM OF THE PARTING
LINE.
3. DATUMS T, U, AND Z TO BE DETERMINED AT
DATUM PLANE AB.
4. DIMENSIONS S AND V TO BE DETERMINED
AT SEATING PLANE AC.
5. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.250 PER SIDE. DIMENSIONS
A AND B DO INCLUDE MOLD MISMATCH AND
ARE DETERMINED AT DATUM PLANE AB.
6. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. DAMBAR PROTRUSION SHALL
NOT CAUSE THE D DIMENSION TO EXCEED
0.350.
7. MINIMUM SOLDER PLATE THICKNESS
SHALL BE 0.0076.
8. EXACT SHAPE OF EACH CORNER IS
OPTIONAL.
F
D
0.080
AC T-U Z
SECTION AE-AE
L
K
DETAIL AD
AA
Freescale Semiconductor,
Inc.
Device User Guide 9S12C32DGV1/D V01.14
Home Page:
www.freescale.com
email:
support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com
RoHS-compliant and/or Pb- free versions of Freescale products have the functionality
and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free
counterparts. For further information, see http://www.freescale.com or contact your
Freescale sales representative.
For information on Freescale.s Environmental Products program, go to
http://www.freescale.com/epp.