Professional Documents
Culture Documents
Code: 9A04706
B.TECH IV Year I Semester (R09) Regular Examinations, November 2012
DIGITAL DESIGN THROUGH VERILOG HDL
(Electronics & Communication Engineering)
Time: 3 hours
Max. Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****
1
Write a verilog code & its test bench for a 4-bit comparator with all expected
input/output wave forms.
2
(a) Explain with the help of example, differences between fork-join, begin-end.
(b) Write a verilog program for 4-bit parllel adder using tasks and functions.
Using a synchronous FSM approach, design a circuit that takes a single bit stream as
input at the pin in. In output pin match is asserted high each time pattern 10101 is
detected. A reset pin initializes the circuit synchronously. Input pin c/k is used to
clock the circuit.
(a) Describe procedural continuous assignment statements assign, de assign, force and
release.
(b) Explain the compiles directives in detail.
5
6
Explain the simplified 486 bus model structure with neat sketch in detail.
(a) Write about linked state machines.
(b) Write a verilog code for 2 input nand gate, and its test bench code.
Write about complex programmable logic devices (CPLDS) in detail with neat sketch.
Code: 9A04706
B.TECH IV Year I Semester (R09) Regular Examinations, November 2012
DIGITAL DESIGN THROUGH VERILOG HDL
(Electronics & Communication Engineering)
Time: 3 hours
Max. Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****
1
Write a verilog code & its test bench for a 4-bit shift register with a load provision;
draw the sample input/output wave forms.
2
Reg-in
[3: 0]
Shift-reg
Clock
Reg-out
[3: 0]
(a) Write a varilog code for a sequence detector using Moore machine which detects the
sequence 1011.
(b) Explain PLI routines are used in varilog simulation.
Code: 9A04706
B.TECH IV Year I Semester (R09) Regular Examinations, November 2012
DIGITAL DESIGN THROUGH VERILOG HDL
(Electronics & Communication Engineering)
Time: 3 hours
Max. Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****
1
Differentiate:
(i) Blocking and non blocking assignments with suitable examples.
(ii) Task and functions.
2
Develop a verilog model for a 4-bit full adder with carry look ahead adder.
(a) Explain complex programmable logic devices (CPLDS) structure with a neat sketch.
(b) Write any two advantages & disadvantages of CPLD.
(a) Write a verilog program to design AOI (And or Inverter) using gate level modeling.
(b) What are the different identifiers, gate primitives, tristate names, gate delays used in
gate level modeling, explain them?
Code: 9A04706
B.TECH IV Year I Semester (R09) Regular Examinations, November 2012
DIGITAL DESIGN THROUGH VERILOG HDL
(Electronics & Communication Engineering)
Time: 3 hours
Max. Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****
1 (a) Explain importance of logic synthesis.
(b) What are the differences between mealy and Moore machine?
(a) Explain initial and always statements in verilog HDL with examples.
(b) Write a verilog code for 8x1 line multiplexer using behavioral modeling. Define
stimulus module fore above program-show sample outputs.
6
7
Explain Moore FSM design with neat sketch, timing diagram in detail.
(a) Write about instantiations with strengths and delays.
(b) Explain interfacing memory to a microprocessor bus.
Write short notes on:
(i) System tasks and compiler directives.
(ii) Gate delays in gate level modeling.
(iii) PLI.
*****