Professional Documents
Culture Documents
Converter
Subhash Chander, Student Member, IEEE, Pramod Agarwal, Member, IEEE, and Indra Gupta
Department of Electrical Engineering,
Indian Institute of Technology, Roorkee-247667-INDIA
sub70dee@iitr.ernet.in, pramgfee@iitr.ernet.in, indrafee@iitr.ernet.in
of linear state equations. A number of equations must be
solved in sequence, for the transient analysis and control
design for converters and is therefore, difficult. The averaging
technique provides a solution to this problem where a single
equation may be formed to describe the converter
approximately over a number of switching cycles by simply
taking a linearly weighted average of the separate equations
for each switched configuration of the converter. The filtering
action by L-C presents a physical basis for using an average
model of the switch, which neglects its switching action while
preserving quantitative relationships between average values
of voltages and currents at its terminals [2]. The average
model provides much faster simulation and an additional
opportunity for small-signal analysis and control design using
MATLABs Control System Toolbox.
The computer simulation plays a vital role in the design and
analysis of power electronic converters and their controllers
and it shorten the overall design process [5] .The package like
the MATLAB/Simulink [6] is a very useful environment for
design and simulation of switching converters. The system
stability and transient behavior analysis can be performed using
these tools.In this paper, MATLAB/Simulink package is
chosen as software platforms for design and simulation of Buck
converter. The controller is designed, tested and simulation
results are obtained using Simulink model of the converter
topology.
I.
INTRODUCTION
II.
I would like to thanks Govt. College of Engg. & Technology, Jammu (J&K) ,
Higher Education Deptt. J&K Govt and QIP centre, IIT Roorkee for providing
me an opportunity in Ph.D programme at IIT Roorkee.
456
IPEC 2010
(3)
For ideal non-isolated buck converter on-time:uQ1=u=1 ;offtime: uQ2=u=1.The dynamic and output equations of buck
converter are:
V = I
+ ESR
8
f
C
s
CdVC/dt=iL-V0/R
2
2
( I OH
I OL
)
(V f2 Vi2 )
(4)
(5)
(7)
di L
= (V i VT )u VT u i L rL V C G1 i L G 3
dt
(9)
(10)
V0=VCG1+iLG4
(11)
Where, IOH and IOL is the output current under heavy load and
light load conditions respectively. Vf and Vi is the final peak
and the initial capacitor voltage respectively. The following
parameters are considered for design Vi =510% V, Vref=2.5V,
R=1-2, V0=2.52%, I0=1.25amps, output ripple of 25 mV
(p-p) at 1.25 amps, (steady state), output load response of 0.25
V (load step change from 1.25 to 2.5 amps),I=0.5 amps
(20% of load current),rC=5m, rL=10m, I=20% of I0 and
fs=200KHz.The L=12H and C=47f are the values arrived
at, for the final design.
III.
(6)
(8)
V0=VC.[R/(R+rC)]+iL.[R.rC/(R+rC)]
After mathematical manipulation of above equations, the final
dynamic and output equations of buck converter are given as
under:
di L
= (V i VT )u V T u i L rL V 0
dt
457
(15)
K dpwm = 1 n
(16)
2 1
Where n is the resolution of selected DPWM, for 8-bit
resolution Kdpwm =1/255. Let d is the steady state duty cycle of
the power converter, TS is the switching period, tdpwm is the
delay time due to signal latch between DPWM and controller.
Then the transfer function of DPWM is given by:
G dpwm ( s ) = K dpwm .e
s( d .TS + t dpwm )
(17)
(18)
IV.
R + rL
R + rC
R + rL L
s 2 LC
+ s rC .C
+ + rL .C +
R R
R
G C (z ) =
(13)
1.175e 006.s + 5
5.654 e 010 s 2 + 6.706 e 006.s + 1.005
d (n ) a + bz 1 + cz 2
=
e (n )
1 z 1
(20)
vd
(19)
(14)
458
to be determined.
A PID controller is designed initially assuming Kadc=1,
Kdpwm=1 in (19) .The controller is first designed in the analog
domain, then its discrete equivalent is obtained and the initial
values of coefficients a, b and c are determined. They are then
scaled by taking into account the actual values of Kadc and
i.e 64 and 1/255 respectively to determine actual
Kdpwm
values of controller coefficients a, b and c. Equation (19), with
switching frequency fs=200KHz, Ts=td=5e-006 sec , can be
written as:
G sys ( s ) = G vd .e s .Ts =
1 . 175 e 006 s + 5
5 . 654 e 010 s 2 + 6 . 706 e 006 s + 1 . 005
e 5 e 006 . s
(22)
Using pade approximation, the transfer function Gsysd is
given by:
Gsysd (s ) =
(23)
Fig.9 shows the Bode plots of open loop buck converter, when
processing delay zero, which indicates that although the
system is stable; but it has a small phase margin, of 9.29 deg.
The Bode plots of Fig.10 of buck converter with processing
delay Ts, shows that the system is unstable.
PID Controller
Parameters
a
b
c
09.88
10.70
12.55
13.10
11.80
-17.74
-19.20
-23.90
-24.80
-21.50
07.95
08.65
11.36
11.80
09.80
(24)
459
V.
SIMULATION RESULTS
Figure 14. Variation of error voltage e(n) and duty command d(n)
460
VI.
CONCLUSION
REFERENCES
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
461