Professional Documents
Culture Documents
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
3 Description
Device Information(1)
PART NUMBER
CD405xB
PACKAGE
CDIP (16)
19.50 mm 6.92 mm
PDIP (16)
19.30 mm 6.35 mm
SOIC (16)
9.90 mm 3.91 mm
SOP (16)
10.30 mm 5.30 mm
TSSOP (16)
5.00 mm 4.40 mm
Ch 0
CBA
000
001
Ch 1
010
Ch 2
011
Ch 3
100
Ch 4
COM
101
110
111
2 Applications
CD4051B
INH
Ch X0
A
BA
00
Ch 6
Ch 7
INH
Ch Y0
Ch X1
X COM
01
Ch Y1
Y COM
10
Ch X2
11
Ch Y2
Ch X3
CD4052B
Ch 5
Ch Y3
ax OR ay
bx OR by
cx OR cy
ax
ay
bx
by
cx
cy
CD4053B
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
7
8
1
1
1
2
3
5
22
22
22
22
22
4 Revision History
Changes from Revision G (October 2003) to Revision H
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
16 VDD
6 2
15 2
COM OUT/IN 3
14 1
CHANNELS
IN/OUT
CHANNELS IN/OUT
CHANNELS
IN/OUT
7 4
13 0
5 5
12 3
INH 6
0 1
16 VDD
2 2
15 2
COMMON Y OUT/IN 3
14 1
Y CHANNELS
IN/OUT
3 4
13 COMMON X OUT/IN
1 5
12 0
INH 6
11 3
VEE 7
10 A
VSS 8
9 B
Y CHANNELS
IN/OUT
11 A
VEE 7
10 B
VSS 8
9 C
X CHANNELS
IN/OUT
X CHANNELS
IN/OUT
16 VDD
bx 2
15 OUT/IN bx OR by
cy 3
14 OUT/IN ax OR ay
OUT/IN CX OR CY 4
13 ay
IN/OUT CX 5
12 ax
INH 6
11 A
VEE 7
10 B
VSS 8
9 C
IN/OUT
I/O
DESCRIPTION
NO.
NAME
CH 4 IN/OUT
I/O
Channel 4 in/out
CH 6 IN/OUT
I/O
Channel 6 in/out
COM OUT/IN
I/O
Common out/in
CH 7 IN/OUT
I/O
Channel 7 in/out
CH 5 IN/OUT
I/O
Channel 5 in/out
INH
VEE
VSS
Ground
10
11
12
CH 3 IN/OUT
I/O
Channel 3 in/out
13
CH 0 IN/OUT
I/O
Channel 0 in/out
14
CH 1 IN/OUT
I/O
Channel 1 in/out
15
CH 2 IN/OUT
I/O
Channel 2 in/out
16
VDD
www.ti.com
I/O
DESCRIPTION
NO.
NAME
Y CH 0 IN/OUT
I/O
Channel Y0 in/out
Y CH 2 IN/OUT
I/O
Channel Y2 in/out
Y COM OUT/IN
I/O
Y common out/in
Y CH 3 IN/OUT
I/O
Channel Y3 in/out
Y CH 1 IN/OUT
I/O
Channel Y1 in/out
INH
VEE
VSS
Ground
10
11
X CH 3 IN/OUT
I/O
Channel X3 in/out
12
X CH 0 IN/OUT
I/O
Channel X0 in/out
13
X COM IN/OUT
I/O
X common out/in
14
X CH 1 IN/OUT
I/O
Channel in/out
15
X CH 2 IN/OUT
I/O
Channel in/out
16
VDD
I/O
DESCRIPTION
NO.
NAME
BY IN/OUT
I/O
B channel Y in/out
BX IN/OUT
I/O
B channel X in/out
CY IN/OUT
I/O
C channel Y in/out
CX OR CY
OUT/IN
I/O
C common out/in
CX IN/OUT
I/O
C channel X in/out
INH
VEE
VSS
Ground
10
11
12
AX IN/OUT
I/O
A channel X in/out
13
AY IN/OUT
I/O
A channel Y in/out
14
AX OR AY
OUT/IN
I/O
A common out/in
15
BX OR BY
OUT/IN
I/O
B common out/in
16
VDD
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
Supply Voltage
DC Input Voltage
DC Input Current
MIN
MAX
UNIT
0.5
20
0.5
VDD + 0.5
10
10
mA
TJMAX1
175
TJMAX2
150
TLMAX
265
Tstg
Storage temperature
150
(1)
65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
UNIT
Electrostatic discharge
+3000
+2000
Electrostatic discharge
+2500
+1500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
MIN
MAX
UNIT
55
125
RJA
(1)
(1)
E (PDIP)
M (SOIC)
NS (SOP)
PW
(TSSOP)
16 PINS
16 PINS
16 PINS
16 PINS
67
73
64
108
UNIT
C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
www.ti.com
PARAMETER
VIS (V)
VEE (V)
VSS (V)
MIN
VDD (V)
TYP
MAX
UNIT
TEMP
55C
40C
25C
0.04
150
125C
150
55C
10
40C
10
15
25C
10
0.04
85C
300
300
55C
20
40C
20
25C
0.04
600
125C
600
55C
100
25C
100
0.08
Change in ON Resistance
(Between Any Two Channels),
rON
(1)
6
10
15
10
15
100
85C
3000
125C
3000
55C
800
40C
850
25C
470
1050
85C
1200
125C
1300
55C
310
25C
300
180
400
85C
520
125C
550
55C
200
40C
210
25C
20
85C
40C
Drain to Source ON Resistance rON Max
0 VIS VDD
10
125C
40C
20
85C
125
240
85C
300
125C
300
15
25C
10
PARAMETER
VIS (V)
VEE (V)
VSS (V)
MIN
VDD (V)
TYP
MAX
UNIT
TEMP
55C
100
40C
OFF Channel Leakage Current: Any
Channel OFF (Max) or ALL Channels OFF
(Common OUT/IN) (Max)
25C
0
0.01
18
100 (2)
nA
1000 (2
85C
125C
Input, CIS
25C
CD4051
Capacitance
25C
CD4053
Feed through, CIOS
pF
18
9
0.2
VDD
5
30
RL = 200 k ,
CL = 50 pF,
10
tr , tf = 20 ns
15
25C
30
60
15
30
10
20
ns
www.ti.com
PARAMETER
VIS (V)
VEE (V)
VSS (V)
MIN
VDD (V)
TYP
MAX
UNIT
TEMP
10
15
VIL = VDD
through 1
k ;
VIH = VDD
through 1
k
VEE = VSS,
RL = 1 k to VSS,
IIS < 2 A on All
OFF Channels
55C
1.5
40C
1.5
25C
1.5
85C
1.5
125C
1.5
55C
40C
25C
85C
125C
55C
40C
25C
85C
125C
55C
3.5
40C
5
25C
3.5
3.5
85C
3.5
125C
3.5
55C
40C
Input High Voltage, VIH , Min
10
25C
7
7
7
125C
55C
11
25C
85C
Propagation
Delay Time
Propagation
Delay Time
VIN = 0, 18
Address-to-Signal OUT
(Channels ON or OFF) (See
Figure 10, Figure 11, and
Figure 14)
tr , tf = 20
ns,
CL = 50
pF,
RL = 10
k
Inhibit-to-Signal OUT
(Channel Turning ON) (See
Figure 11)
tr , tf = 20
ns,
CL = 50
pF,
RL = 1 k
18
85C
40C
15
11
11
11
125C
11
55C
0.1
40C
0.1
25C
105
85C
125C
0.1
450
720
10
160
320
15
120
240
225
450
400
720
10
160
320
15
120
240
10
200
400
ns
ns
PARAMETER
Propagation
Delay Time
Inhibit-to-Signal OUT
(Channel Turning OFF) (See
Figure 16)
MIN
TYP
MAX
VIS (V)
VEE (V)
VSS (V)
VDD (V)
tr , tf = 20
ns,
CL = 50
pF,
RL = 10
k
200
450
10
90
210
15
70
160
10
130
300
7.5
UNIT
TEMP
ns
pF
TEST CONDITIONS
VIS (V)
5
VDD (V)
(1)
10
Cutoff (3dB)
Frequency
Channel ON (Sine
Wave Input)
CD4053
30
CD4052
25
CD4051
20
2 (1)
60
5
10
5 (1)
15
VOS
= 3 dB
VIS
(1)
UNIT
MHz
VEE = VSS ,
20 Log
Total Harmonic
Distortion, THD
TYP
RL (k)
0.3%
10
0.2%
0.12%
1
VOS at Common
OUT/IN
5
40dB Signal
Crosstalk
Frequency
Address-or-Inhibitto-Signal
Crosstalk
(1)
(2)
10
10
CD4051
12
VOS
20 Log
= 40dB
VIS
MHz
VEE = VSS,
10
CD4052
VIS
(1)
CD4053
Measured on Common
Measured on Any
Channel
10
2.5
(2)
MHz
65
65
mVPEAK
www.ti.com
VDD - VEE = 5V
600
500
400
TA = 125oC
300
TA = 25oC
200
TA = -55oC
100
250
150
TA = 25oC
100
TA = -55oC
50
0
-10
0
-4
-3
-2
-1
-7.5
-5
-2.5
0
2.5
5
VIS , INPUT SIGNAL VOLTAGE (V)
TA = 25oC
VDD - VEE = 5V
500
400
300
200
10V
15V
100
0
-10
-7.5
-5
-2.5
2.5
7.5
TA = 125oC
150
TA = 25oC
100
TA = -55oC
50
0
-10
10
-7.5
-5
2.5
7.5
105
VDD = 5V
VSS = 0V
VEE = -5V
TA = 25oC
RL = 100k, RL = 10k
1k
500
100
-2
VDD = 15V
VDD = 10V
102
-4
-4
-2
0
2
4
VIS , INPUT SIGNAL VOLTAGE (V)
10
TEST CIRCUIT
VDD
TA = 25oC
ALTERNATING O
AND I PATTERN
CL = 50pF
104
103
-6
10
-2.5
-6
10
250
600
7.5
TA = 125oC
200
VDD = 5V
B/D
CD4029
A B C
VDD
100 11 10 9
13
14
15
12 CD4051
1
5
3
2
48 7 6 C
L
100
CL = 15pF
10
1
10
102
103
104
SWITCHING FREQUENCY (kHz)
105
TA = 25oC
ALTERNATING O
AND I PATTERN
CL = 50pF
104
VDD = 15V
103
VDD = 10V
102
VDD = 5V
CL = 15pF
10
1
10
TEST CIRCUIT
VDD
CD4029
VDD B/D
A B
100
10 9
1
3 CL
13
5
12
2
4 CD4052 14
15
6
11
7
8
102
103
104
SWITCHING FREQUENCY (kHz)
105
105
100
TA = 25oC
ALTERNATING O
AND I PATTERN
CL = 50pF
104
VDD = 15V
VDD = 10V
103
VDD = 5V
102
CL = 15pF
TEST CIRCUIT
VDD f
9
4
CL
100
3
12
5
13
100
CD4053 2
10
1
11
15
6
14
7
8
10
1
10
102
103
104
SWITCHING FREQUENCY (kHz)
105
11
www.ti.com
VDD = 7.5V
VDD = 5V
VDD = 5V
5V
7.5V
16
5V
16
16
16
VSS = 0V
VSS = 0V
VSS = 0V
VEE = 0V
7
8
VEE = -7.5V
7
8
VEE = -10V
7
8
VEE = -5V
7
8
VSS = 0V
(D)
(C)
(B)
(A)
tr = 20ns
tf = 20ns
90%
50%
90%
50%
90%
50%
10%
tf = 20ns
10%
90%
50%
10%
10%
TURN-ON TIME
90%
50%
90%
10%
10%
10%
TURN-OFF TIME
TURN-OFF TIME
16
15
14
13
12
11
10
9
IDD
VDD
1
2
3
4
5
6
7
8
TURN-ON
TIME
tPHZ
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
1
2
3
4
5
6
7
8
IDD
16
15
14
13
12
11
10
9
IDD
CD4053
CD4052
12
VDD
VEE
16
15
14
13
12
11
10
9
VDD
OUTPUT
OUTPUT
OUTPUT
1
RL
CL
2
RL
CL
3
VDD
VEE
4
VDD
5
VEE
6
VEE
VSS CLOCK
7
IN
8
VSS
VSS
VSS
CD4051
VDD
16
15
14
13
12
11
10
9
VEE
VDD
VSS CLOCK
VSS
IN
VSS
CD4052
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
RL
CL
VEE
VDD
VSS CLOCK
IN
VSS
CD4053
OUTPUT
RL
1
2
3
4
5
6
7
8
50pF
VEE
VDD
VSS
VDD
CLOCK VEE
IN
VSS
16
15
14
13
12
11
10
9
VDD
OUTPUT
50pF
RL
VEE
VDD
VSS
VDD
CLOCK VEE
IN VSS
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
OUTPUT
RL
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
50pF
VEE
VDD
VDD
VSS CLOCK VEE
IN VSS
VDD
V
tPHL AND tPLH SS
CD4053
V
tPHL AND tPLH SS
CD4052
VDD
A
VIH
1K
VIH
VIL
1K
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CD4051B
VIH
VIL
1
2
3
4
5
6
7
8
15
14
13
12
11
10
9
1K
1K
A
VIH
1K
VIL
VIH
16
15
14
13
12
11
10
9
1K
VIH
VIL
CD4053B
CD4052B
VIL
1
2
3
4
5
6
7
8
VIL
MEASURE < 2A ON ALL
OFF CHANNELS (e.g., CHANNEL 2x)
13
www.ti.com
VDD
VDD
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
KEITHLEY
160 DIGITAL
MULTIMETER
TG
ON
10k
X-Y
PLOTTER
H.P.
MOSELEY
7030A
CD4053
VDD
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
VDD
VSS
CD4051
CD4053
VDD
1
2
3
4
5
6
7
8
VSS
CD4052
VSS
1k
RANGE
16
15
14
13
12
11
10
9
VDD
VSS
CD4052
VSS
OFF
CHANNEL
1K
5VP-P
CHANNEL
ON
RF
VM
COMMON
CHANNEL
OFF
RF
VM
RL
VDD
RL
6
7
8
RL
CHANNEL
ON
RF
VM
CHANNEL
OFF
RL
CHANNEL IN X
ON OR OFF
RL
RF
VM
RL
14
DIFFERENTIAL
SIGNALS
CD4052
CD4052
LINK
DIFF.
AMPLIFIER/
LINE DRIVER
DIFF.
RECEIVER
DIFF.
MULTIPLEXING
DEMULTIPLEXING
Special Considerations: In applications where separate power sources are used to drive VDD and the signal inputs,
the VDD current capability should exceed VDD/RL (RL = effective external load). This provision avoids permanent
current flow or clamp action on the VDD supply when power is applied or removed from the CD4051B, CD4052B or
CD4053B.
A
B
C
D
E
Q0
A
1/2
CD4556
B
E
Q1
Q2
A
B
CD4051B
C
INH
COMMON
A
B
CD4051B
C
INH
15
www.ti.com
8 Detailed Description
8.1 Overview
The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low
ON impedance and very low OFF leakage current. Control of analog signals up to 20 VP-P can be achieved by
digital signal amplitudes of 4.5 V to 20 V (if VDD VSS = 3 V, a VDD VEE of up to 13 V can be controlled; for
VDD VEE level differences above 13 V, a VDD VSS of at least 4.5 V is required). For example, if VDD = +4.5 V,
VSS = 0 V, and VEE = 13.5 V, analog signals from 13.5 V to +4.5 V can be controlled by digital inputs of 0 V to
5 V. These multiplexer circuits dissipate extremely low quiescent power over the full VDD VSS and VDD VEE
supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the
inhibit input terminal, all channels are off.
The CD4051B device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an
inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to
the output.
The CD4052B device is a differential 4-channel multiplexer having two binary control inputs, A and B, and an
inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog
inputs to the outputs.
The CD4053B device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C,
and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole,
double-throw configuration.
When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the
COMMON OUT/IN terminals are the inputs.
16 VDD
12
15
14
13
TG
TG
A 11
TG
B 10
LOGIC
LEVEL
CONVERSION
C
INH
TG
BINARY
TO
1 OF 8
DECODER
WITH
INHIBIT
COMMON
OUT/IN
3
TG
TG
TG
TG
7 VEE
8 VSS
16
11
15
14
12
TG
16 VDD
TG
TG
COMMON X
OUT/IN
TG
13
10
INH
BINARY
TO
1 OF 4
DECODER
WITH
INHIBIT
LOGIC
LEVEL
CONVERSION
TG
TG
COMMON Y
OUT/IN
TG
TG
8 VSS
VEE
Y CHANNELS IN/OUT
LOGIC
LEVEL
CONVERSION
16 VDD
BINARY TO
1 OF 2
DECODERS
WITH
INHIBIT
IN/OUT
cy
cx
by
bx
ay
ax
13
12
TG
COMMON
OUT/IN
ax OR ay
14
A 11
TG
TG
COMMON
OUT/IN
bx OR by
15
B 10
TG
COMMON
OUT/IN
TG
cx OR cy
4
TG
INH
VDD
VSS
VEE
17
www.ti.com
ON CHANNEL(S)
CD4051B
None
0x, 0y
1x, 1y
2x, 2y
3x, 3y
None
CD4052B
CD4053B
(1)
18
ax
ay
bx
by
cx
cy
None
X = Don't Care
Microcontroller
Input
Channel Select
3.3 V
INH
Ch 0
CBA
000
001
010
COM
3.3 V
Ch 3
100
Ch 4
110
111
VEE
VSS
CD4051B
k1
Ch 2
011
101
VDD
Ch 1
k0
Ch 5
Ch 6
Ch 7
k2
k3
k4
k5
k6
k7
19
www.ti.com
VDD = 5V
VSS = 0V
VEE = -5V
TA = 25oC
RL = 100k, RL = 10k
1k
500
100
-2
-4
-6
-6
-4
-2
0
2
4
VIS , INPUT SIGNAL VOLTAGE (V)
11 Layout
11.1 Layout Guidelines
Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own
discussion. When a PCB trace turns a corner at a 90 angle, a reflection can occur. This is primarily due to the
change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This
upsets the transmission line characteristics, especially the distributed capacitance and selfinductance of the
trace resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to
turn corners. Figure 30 shows progressively better techniques of rounding corners. Only the last example
maintains constant trace width and minimizes reflections.
20
BETTER
BEST
2W
WORST
1W min.
21
www.ti.com
PRODUCT FOLDER
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
CD4051B
Click here
Click here
Click here
Click here
Click here
CD4052B
Click here
Click here
Click here
Click here
Click here
CD4053B
Click here
Click here
Click here
Click here
Click here
12.3 Trademarks
All trademarks are the property of their respective owners.
12.5 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
22
www.ti.com
31-Jan-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
7901502EA
ACTIVE
CDIP
16
TBD
A42
-55 to 125
7901502EA
CD4052BF3A
8101801EA
ACTIVE
CDIP
16
TBD
A42
-55 to 125
8101801EA
CD4053BF3A
CD4051BE
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU | CU SN
-55 to 125
CD4051BE
CD4051BEE3
PREVIEW
PDIP
16
TBD
Call TI
Call TI
-55 to 125
CD4051BE
CD4051BEE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-55 to 125
CD4051BE
CD4051BF
ACTIVE
CDIP
16
TBD
A42
-55 to 125
CD4051BF
CD4051BF3A
ACTIVE
CDIP
16
TBD
A42
-55 to 125
CD4051BF3A
CD4051BF3AS2283
OBSOLETE
CDIP
16
TBD
Call TI
Call TI
CD4051BM
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BM96
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BM96G3
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BM96G4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BMG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BMT
ACTIVE
SOIC
16
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051BM
CD4051BNSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051B
CD4051BNSRE4
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4051B
CD4051BPW
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM051B
CD4051BPWE4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM051B
Addendum-Page 1
Samples
www.ti.com
31-Jan-2016
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
CD4051BPWG4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM051B
CD4051BPWR
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CM051B
CD4051BPWRG4
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM051B
CD4052BE
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU | CU SN
-55 to 125
CD4052BE
CD4052BEE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-55 to 125
CD4052BE
CD4052BF
ACTIVE
CDIP
16
TBD
A42
-55 to 125
CD4052BF
CD4052BF3A
ACTIVE
CDIP
16
TBD
A42
-55 to 125
7901502EA
CD4052BF3A
CD4052BM
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BM96
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BM96E4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BM96G3
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BM96G4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BMG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BMT
ACTIVE
SOIC
16
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052BM
CD4052BNSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052B
CD4052BNSRG4
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4052B
CD4052BPW
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM052B
CD4052BPWE4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM052B
Addendum-Page 2
Samples
www.ti.com
31-Jan-2016
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
CD4052BPWR
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CM052B
CD4052BPWRG3
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-55 to 125
CM052B
CD4052BPWRG4
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM052B
CD4053BE
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-55 to 125
CD4053BE
CD4053BEE4
ACTIVE
PDIP
16
25
Pb-Free
(RoHS)
CU NIPDAU
-55 to 125
CD4053BE
CD4053BF
ACTIVE
CDIP
16
TBD
A42
-55 to 125
CD4053BF
CD4053BF3A
ACTIVE
CDIP
16
TBD
A42
-55 to 125
8101801EA
CD4053BF3A
CD4053BF3AS2283
OBSOLETE
CDIP
16
TBD
Call TI
Call TI
CD4053BM
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BM96
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BM96E4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BM96G3
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BM96G4
ACTIVE
SOIC
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BMG4
ACTIVE
SOIC
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BMT
ACTIVE
SOIC
16
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053M
CD4053BNSR
ACTIVE
SO
NS
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CD4053B
CD4053BPW
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM053B
CD4053BPWG4
ACTIVE
TSSOP
PW
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM053B
Addendum-Page 3
Samples
www.ti.com
Orderable Device
31-Jan-2016
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
CD4053BPWR
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
-55 to 125
CM053B
CD4053BPWRG3
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-55 to 125
CM053B
CD4053BPWRG4
ACTIVE
TSSOP
PW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-55 to 125
CM053B
(1)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 4
Samples
www.ti.com
31-Jan-2016
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF CD4051B, CD4051B-MIL, CD4052B, CD4052B-MIL, CD4053B, CD4053B-MIL :
Addendum-Page 5
25-Aug-2016
Device
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CD4051BM96
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BM96
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BM96
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BM96G3
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BM96G4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BM96G4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4051BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4051BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4051BPWRG4
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4052BM96
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4052BM96
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4052BM96G3
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4052BM96G4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4052BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4052BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4052BPWRG3
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4052BPWRG4
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4053BM96
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
Pack Materials-Page 1
25-Aug-2016
Device
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CD4053BM96
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4053BM96G3
SOIC
16
2500
330.0
16.8
6.5
10.3
2.1
8.0
16.0
Q1
CD4053BM96G4
SOIC
16
2500
330.0
16.4
6.5
10.3
2.1
8.0
16.0
Q1
CD4053BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4053BPWR
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4053BPWRG3
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
CD4053BPWRG4
TSSOP
PW
16
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CD4051BM96
SOIC
16
2500
333.2
345.9
28.6
CD4051BM96
SOIC
16
2500
367.0
367.0
38.0
CD4051BM96
SOIC
16
2500
364.0
364.0
27.0
CD4051BM96G3
SOIC
16
2500
364.0
364.0
27.0
CD4051BM96G4
SOIC
16
2500
367.0
367.0
38.0
CD4051BM96G4
SOIC
16
2500
333.2
345.9
28.6
CD4051BPWR
TSSOP
PW
16
2000
367.0
367.0
35.0
CD4051BPWR
TSSOP
PW
16
2000
364.0
364.0
27.0
CD4051BPWRG4
TSSOP
PW
16
2000
367.0
367.0
35.0
CD4052BM96
SOIC
16
2500
333.2
345.9
28.6
Pack Materials-Page 2
25-Aug-2016
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CD4052BM96
SOIC
16
2500
364.0
364.0
27.0
CD4052BM96G3
SOIC
16
2500
364.0
364.0
27.0
CD4052BM96G4
SOIC
16
2500
333.2
345.9
28.6
CD4052BPWR
TSSOP
PW
16
2000
367.0
367.0
35.0
CD4052BPWR
TSSOP
PW
16
2000
364.0
364.0
27.0
CD4052BPWRG3
TSSOP
PW
16
2000
364.0
364.0
27.0
CD4052BPWRG4
TSSOP
PW
16
2000
367.0
367.0
35.0
CD4053BM96
SOIC
16
2500
333.2
345.9
28.6
CD4053BM96
SOIC
16
2500
364.0
364.0
27.0
CD4053BM96G3
SOIC
16
2500
364.0
364.0
27.0
CD4053BM96G4
SOIC
16
2500
333.2
345.9
28.6
CD4053BPWR
TSSOP
PW
16
2000
364.0
364.0
27.0
CD4053BPWR
TSSOP
PW
16
2000
367.0
367.0
35.0
CD4053BPWRG3
TSSOP
PW
16
2000
364.0
364.0
27.0
CD4053BPWRG4
TSSOP
PW
16
2000
367.0
367.0
35.0
Pack Materials-Page 3
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
www.ti.com/automotive
Amplifiers
amplifier.ti.com
www.ti.com/communications
Data Converters
dataconverter.ti.com
www.ti.com/computers
DLP Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
www.ti.com/energy
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
www.ti.com/video
RFID
www.ti-rfid.com
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2016, Texas Instruments Incorporated