You are on page 1of 7

3-phase pwm boost rectifier circuit topologies using 2-level and 3-level

asymmetrical half-bridges
Dr.John C. Salmon, Department of Electrical En *neering
Universi of Alberta, 238 CivWElectrical Bui ding,
E monton, Alberta, Canada T6G 2G7
P h (403)492 7037,Fax:(403)492 1811,email: salmon@ee.ualberta.ca

Abstract- A I p h a s e pwm boast rectifier is described that uses dclink inductors and an asymmetrical half bridge to obtain a unity
fundamental power factor supply current with a low total harmonic distortion. The paper describes how the rectifier circuit
structure can be broken down to form a fundamental circuit
topology that contains two mutually decoupled boost converter
circuits. T h w boost circuits contain two near-triangular voltage
sources, phase shifted from one another by 60" in the ac supply
cycle, two dc-link inductors and two semiconductor switches per
circuit. The 3-phase bidirectional switches used in the bridge
have very low electrical stresses with a low switching frequency,
zero-voltage switching and a 0.2 p.u. current rating. Extensive
analysis of the circuit switching states is presented and comparisons are m8de with 3-phase rectifiers using ac inductors. The
operation of the rectifiers are illustrated with reference to simulation and experimental results

I. INTRODUCTION

With a large potential market [ 5 ] , tough regulations and severe


economic restraints, the design of unity fundamental power
factor (ufpf) 3-phase rectifiers operating with a low line current total distortion (thd) have become a focus of attention in
the literature [l-241. [4] describes many power factor correction circuits, including a standard 3-phase pwm rectifier topology that uses a parallel-connected dual boost converter subtopology. A dual boost converter, using a centre-tapped dclink capacitor, can achieve a low current distortion by injecting a third harmonic into the 3-phase utility and using an output dc voltage greater than 1.7 times the line voltage [6-91.
Several rectifier topologies have been described using threelevel, multi-level or voltage doubler configurations [lo-141.
These schemes have various advantages, such as: high reliability; short-circuit proof; low switch count and high performance. Various rectifiers have been proposed that describe
rectifier control issues [151; low switching losses [16]; low
switch count [17-191; or that use third harmonic injection to
improve the power factor of existing equipment [20-231.
This paper presents a new 3-phase pwm boost rectifier topologies that use a combination of a 3-phase bidirectional switch,
2 dc-link inductors and an asymmetrical half bridge to shape
the 3-phase line currents to obtain ufpf and a line current thd
level below 5%, see Figs. I(c)) and l(d)).

0-7803-2482-Xl95
$4.000 1995 IEEE

842

(C)

(d)

Fig.l.30 boost rectifiers using asymmetricalhalf-bridges.(a) 2-level


half-bridge: al. (b) 3-level half-bridge: a2, (c) low thd rectifier, 2level half-bridge: a3. (d) low thd rectifier, 3-level half-bridge: a4.

11. CIRCUIT TOPOLOGIES

Numerous rectifier topologies have been proposed in the literature and Fig. 2 summarizes some of the circuits that relate to
the proposed rectifier configurations. The standard rectifier
has the advantage of using a standard low cost 3-phase module with a bi-directional power flow capability, see Fig. 2(a).
This semiconductor switch module used has disadvantages in
terms of having a high per-unit current rating, poor immunity
to shoot-through faults and high switching losses.

(a) standard pwm rectifier:R1

The remaining circuits in Fig. 2 represent potential circuit


designs when bi-directional power flow is not required or
when the power flow to the ac supply has a low per-unit rating. The single switch topology, Fig. 2(b), is very low cost and
can achieve low line-current distortion when discontinuous
inductor currents are used together with a high frequency acsupply filter. This discontinuous conduction operation is not
very suitable for many high power applications. The 2-switch
boost circuit in Fig. 2(c) can be used to lower the switching
frequency or to lower the high frequency ripple in the dc-link
inductors; the switches are also exposed only to one half the
dc-rail voltage.
The 2-switch boost circuit in Fig. 2(d) is a low current thd
version of the circuit in Fig. 2(c) and can obtain line-current
&stortion levels below 5%. The 3-phase bi-directional switch
network used in this circuit increases the power semiconductor switch count but the electrical stresses on the module are
very low and low loss switches can be used. The dual boost
circuit in Fig. 2(e) is similar to the circuit in 2(d) but the output dc voltage can be operated close to the mains rectified
voltage level, as opposed to 1.7 times the ac-line voltage, and
the boost switches have a much lower rms current rating. The
rectifier in Fig. 2(f) uses ac inductors, a standard inverter
bridge and can perform identical functions to the previous circuit [24]. The 3-phase switch module has low conduction
losses and can be rated at between 5 3 0 % of the line current.
The proposed rectifier improves on the dual boost converter
rectifier in Fig. 2(e) by using 2-level or 3-level asymmemcal
half-bridges, see Figs. l(d) and l(e). These topologies also
firmly clamp the output dc rail to one of the ac-line voltages.
The circuits in Fig.1 l(a) and l(b) do not achieve currents
with low thd levels and are included to illustrate the origins of
the proposed rectifiers. The low thd rectifier versions, see a3
and a4, achieve sinusoidal line currents even when large dc, or
ac, inductance is present. These rectifiers increase the number
of switching states available, [24], and can continue to supply
power even when failure of the pwm switch modules occurs.

843

(b) 3-level circuit model


Fig. 3. Rectifier sub-topologies

(a) 2-level circuit model


1

0.5

-0.5

-1

0.5

0
-0 . 5

111. RECTIFIER CIRCUIT MODEL

1.4

The proposed rectifiers can be operated so that the rectifier


functional circuit structure can be broken down to form a subtopology that contains two mutually decoupled boost converter circuits, see Fig. 3. These two boost circuits consist of 2
near-triangular voltage sources (v, and v,), 60" phase shifted
in the mains fundamental cycle, 2 dc-link inductors CLp and
LJ and 2 active switchesper circuit (Tpand T,).
The low frequency switching pattem of the 3-phase bi-directional switches is essential in forming the sub-topologies illustrated in Fig. 3. These switches are turned on sequentially for
two 60" periods, separated by 120" off-states, so that the centre tap of the capacitors, node 0 in Fig. 1 and 3, is selectively
connected to one of the line voltages, see Table I for the phase
orientation of these connections. This switching pattem
exposes the bi-directional switches to very low electrical
stresses; e.g., low switching frequencies, zero-voltage switching and a 0.2 p.u. current rating. These features, compensate
for the high switch count. Since the centre-tap of the output
capacitors are clamped to portions of the ac-mains voltage,
large dv/d, transients are avoided between the output voltage
and the 3-phase neutral.
The operation of the proposed rectifiers can be appreciated
with reference to the rectifier sub-topology, see Fig. 3, that
uses two independent circuit models. Each half of the circuit
model has a near-sawtooth voltage source, v, and v,; the relationship between these voltages and the 3-phase mains voltages is shown in Figs. 4(a) and Table I over the complete 360"
mains cycle. Fig. 5 relates the 3-phase line-neuual voltage and
v, and v,, for a 60" period centered on the negative to positive
zero cross-over of phase-a. This period corresponds to a 600"
period where the phase-a bi-hrectional switches are turned
on. Note that the 1 p.u. voltage corresponds to a base voltage
defined as the rms of the 3 0 line-line voltage.
The derivation of the voltages v, and vn can be understood by
considering the standard rectifier output voltages relative to
the 3 0 neutral, see V ~ Nand V,N in Fig. 4(a), and the capacitor
centre-tap voltage relative to the neutral, V,N. The waveshape
for V ~ Nis obtained by considering the connections of point 0
to nodes a, b and c as identified in Table I. The voltages vp and
v, correspond to the voltages v,,, and v,, and can be observed
on an oscilloscope.
Two current controllers and switches Tp and T, are used to
force the two dc-link inductor currents, i, and in, to follow the
same waveshapes as the voltages V ~ N V,N,
,
see Fig. 4.

844

1 P.Y.

P.U.

vL+t
-30

0.2
0

-30

30

(a) circuit model input voltages.


(b) phase voltages
Fig. 5. Voltage waveforms over a 60"period:,V = 1 p.u.

Table I: Basic circuit topology: 8 = -30" - 30"


60"

Sub-topology circuit uuameters

Table 11: Rectifier switching states & voltages: e= -30" to 30"

(*) inductor voltages correspond to a rectifier using ac inductors and


equivalent switching states
Key: 0 = switch on, X = switch off, 8 = switch on or off
vp, v, = e

With the stated rectifier topology, the centre tap current it has
the same waveshape as the voltage V ~ N
, Fig. 4(b). T, and
see
i', represent control signals that can be used to control the
bridge switching instants rather than shaping $, and directly.
The latter two current waveshapes are identical to the voltage
waveshapes v, and v, respectively.
The control of i', is achieved by controlling the switching pattern of T, for rectifier a3 and Tp and Tp for rectifier a4. The
control of i', is achieved by controlling the switching pauem
of Tnfor rectifier a3 and T,, and Tnpfor rectifier a4.The rectifier switching patterns are examined in the next section.

IV. RECTIFIER SWITCHING STATES


The complete range of switching states for the 2-level and 3level asymmetrical bridge low thd circuits, rectifiers a3 and a4
respectively, are defined in Table I1 and illustrated in Figs. 6
and 8. Table I1 also includes the equivalent switching states
for 3-phase rectifiers using ac inductors; the basic circuit configurations for the equivalent 2-level rectifier using ac inductors are shown in Fig. 7. The switching states for the acinductor equivalent rectifiers are given for the 60" period
identified in Fig. 5. Several observations can be made regarding the switching states.

ip
I

1
@U
n
T

(a) state 1

Firstly, the dc-link inductor voltages vm and vys for both the 2level and 3-level rectifiers show that the inductor currents can
be controlled independently. For instance consider the 2-level
rectifier a3, the voltage across L, is determined by the switching state of T, and is not affected by the switching state of T,,
e.g., observe v, for switching states 2 and 4 for the 2-level
circuit. This inductor voltage is not affected by T, being on or
off. Thus, the inductor current i, is controlled purely by the
switching state of T,.
Secondly for the rectifier a3, the allowable voltage levels for
the inductor voltage v, is simply stated as being v, -t e; and
similarly for inductor L,. This result is identical to characteristics in the 1-phase voltage doubler circuit using two
switches and a centre-tap capacitor [14]. The 2 possible
switching states and hence 2 possible voltages for each inductor is the reason for refemng to this rectifier as using a 2-level
low thd ufpf asymmetric bridge using 2 dc-link inductors.
Thirdly for the rectifier a4, the allowable voltage levels for the
inductor voltage vm is simply stated as being v, k e or just v,;
and similarly for inductor L,. The 3 possible switching states
and hence 3 possible voltages for each inductor is the reason
for refemng to this rectifier as using a 3-level low thd ufpf
asymmetric bridge using 2 dc-link inductors.

(b) state 2

&,
i

@n

Experimental results were obtained with a 208V, 5kW 3-phase


proof-of-concept rectifier using 5.5mH inductors, igbt
switches and switching frequencies between 5kHz and 10kHz.
Simulation results were obtained using the spice 3f3 simulation package on a Hp735 computer and using functional simulation techniques to lower the simulation times. In both cases,
a straightforward hysteresis control scheme was used to control the currents i, and i, flowing through the two dc-link
inductors. 3 circuit topologies were used in the tests: the low

845

(c) state 3

(d) state 4

(d) state 4

Fig. 6. Switching states of the 2- Fig. 7. Switching states of a


level low thd ufpf asymmetric rectifier using ac inductors.
bridge, a3,using dc-link inductors.

kLY
+*

(a) state 1

V. RESULTS

(c) state 3

(b) sate 2

(g) state 7
(h) state 8
(i) state 9
Fig. 8. Switching states of the 3-level low thd ufpf asymmetric
bridge, rectifier a4, using dc-link inductors

20

200

10

100

200

d)3
$

t(d)

-10

-100

-20

-200

e 100
0

(b) upper dc-link inductor voltage.

(a) phase currents.

(c) bridge voltage vxo.

100

10
-100
-200
t (d)
0

t (d)
6

(f) lower bridge voltage, voy

(e) lower dc-link inductor voltage.

(d) &-link inductor currents.

Fig. 9.2-level low thd ufpf 3-phase rectifier using a dual series connected boost converter: rectifier R5
200

100

300

t ~ d ) -100

-200

(b) upper &-link inductor voltage.

(a) phase c u m .

(c) upper bridge voltage vxo.


200

20

100

10

(d)

o
-100

-200
0

(d) &-link inductor currents.

(e) lower dc-link inductor voltage.

( f ) lower bridge voltage, vOy

Fig. 10.2-level low thd ufpf asymmetrical half-bridge rectifier: rectifier a3:
thd dual boost converter circuit R3 and the low thd rectifiers
using 2-level and 3-level asymmetrical half-bridge circuits a3
and a4 respectively.

A. simulation results
Figs. 9, 10, 11 illustrate the simulation results that were
obtained for each of the rectifiers.
The results for rectifier R5, see Fig. 9, illustrate that sinusoidal
line currents can be obtained but low frequency distortion
regions can exist., identified by # and ## in Fig. 9, caused by
the boost switches locking-up, identified by $ and $$ in Fig.
9. This is associated with the rectifier not being capable of
forcing the current to increase fast enough and is commonly
associated with the pwm waveform generating a zero voltage
were the voltage required to force the current along the

desired template is negative, see Fig. 9(c) These distortion


features can be avoided if smaller inductors are used.
The results for the rectifier a3, see Fig. 10, can be compared
with the results for R5 and illustrate that the inductor voltages
are (vp +e) rather than (vP,vpe)associated with R5.The voltage level differences cause the inductor currents to follow
their templates and avoids the locking-up of the boost
switches. Thus, this rectifier can generate sinusoidal line currents even when large dc-link currents are used. The pwm
waveforms associated with each of the inductor voltages, see
Figs. lo@) and lqe), and the bridge pwm waveforms, see
Figs. 1O(c) and lqf),c o n h the switching states given in
Table 11.

846

Companng the waveforms for R5 with a3 shows that a3 oper-

(a) phase currents.

(c) upper bridge voltage vxo.

(b) upper dc-link inductor voltage.


500

200

400

-B
Y

300

200

Y
0

100

(W

-io0
0

100

-100
-200

t(d) - 2 0 0
2

(d) dc-link inductor currents.

(e) lower dc-link inductor voltage.

(f)lower bridge voltage, voy

Fig. 11. 3-level low thd ufpf asymmetrical half-bridge rectifier: rectifier a4:
ating with a higher switching frequency. This is associated
with this rectifier not having a zero voltage switching state in
its pwm waveform, observe v,, for both rectifiers.

VI. CONCLUSIONS

The operation of two 3-phase low thd ufpf boost rectifier has
been described that uses a 3-phase bi-directional switch netThe simulation results for rectifier a4 in Fig. 11, shows that work and an asymmetrical half-bridge that can have circuit
this rectifier largely generates the inductor voltages (vp,vp+e) topologies that generate 2-level or 3-level pwm type wavewith a few instances where the switching state vp-e is gener- forms. The centre tap potential of the dc-link output capacitors
ated; these inductor voltage levels confirm the switching is clamped directly to the 3-phase voltage and no dv/& stresses
states given in Table 11. Briefly, rectifier a4 operates identi- are experienced between the rectifier output voltage and the 3cally to R5 with the exception when the inductor current is phase neutral.
increasing rapidly; here it can produce an extra switching
The proposed rectifier circuit structure can be functionally
state, similar to a3,and boost the inductor current.
reduced down to form a fundamental circuit topology that
Summarizing, a3 has the highest switching frequency but contains two mutually decoupled boost converter circuits.
avoids the low frequency distortion associated with R5. a4 These equivalent boost circuits operate independently and
produces a low switching frequency because of its ability to effectively contain two near-triangular voltage sources, phase
generate a zero voltage loop in its two pwm waveforms. This shifted from one another by 60" in the mains cycle, two dccorresponds to connecting the upper and lower dc-link induc- link inductors and one or two semiconductor switches per cirtors to the capacitor centre tap potential. This rectifier also cuit. The 3-phase bi-directional switches have very low elecavoids low frequency distortion of the line current.
mcal stresses and a 0.2 p.u. current rating. The switching
operation of the rectifiers are examined in detail and the 2B . experimental results
level and 3-level nature of the pwm waveforms are confirmed
Experimental results from a proof-of-concept rectifier are with the use of simulation and experimental results.
shown in Fig. 12 for a3. The line-currents in Fig. 12(a) illusVU. ACKNOWLEDGEMENTS
trate that the low frequency distortion, identified by # and ##
in Fig. 9, are not generated in this rectifier. The current waveThe author wishes to acknowledge the financial support of the
forms confirm the independent operation of the two hysteresis
National Science and Engineering Council of Canada; the Decontrollers and validify the sub-topology model. The pwm
partment of Electrical Engineering at the University of Alberta
waveforms confirm the that the boost operation uses bipolar
for providing facilities and also the help of Albert Huizinga for
pwm. Figs. 12(b) and 12(e) illustrate how the line currents are
obtaining the experimental results used in this paper.
formed from two separate components: i, is made up of i, and
'da

847

LTll

m3 somv
sules: 5 A/&., 2 m S ldiv.

(a) 3-phase line currents: &, ib. t.

Cnr

aLd un,

v.l

mica: 5 Aldiv.. 2mS fdiv.


(b) 3-phase switch currents: i,, ic.i,

sulcs: 5 Ndiv. 2ms ldiv.

(c) rectifier voltages vm. vxo


Tok stop: l W W I

13Acgl

id.

ov
iab
va

.
I&

ch3

s u l s : 1 Ndiv., 2ms fdiv.

(d)dc-link currents, i,, in

soomv

scales: 5 A/&., 2ms /&v.

u l c s : 50 Vldiv.. OSmS /d.~v.

(e) 3-phase diode rectifier currents: id.. i h , i& ( f )rectifier voltages vo6, v,,
Fig. 12 Experimental waveforms for rectifier a3

VII. REFERENCES
1 I. Cohen: Evaluation and comparison of power conversion
to logies EPE, 1993,vol. 1. pp. 9-16.
2 J . r V a n Wyk: Power quality, power electronics and control,
EPE, 1993, vol. 1, p. 17-32.
3 N. Mohan, T.M. &deland & W. Robbins: Power electronics:
converters, a lications and design, John Wiley & Sons, 1989.
4 F.C. LeeD. oroyevich: Power factor correction circuits, Professional education seminars, APEC, 1993.
5 E. Lajoie-Mazene and D. Pratmarty: European market of ac
adjustable speed drives, EDFEPRI Study, EPE Assn.. 1993.
6 M. Rastogi, R. Naik, N. Mohan: A comparative evaluation of
harmonic reduction techniques in three-phase utility interface of
power electronic loads, IEEE, IAS Ann. Meet., Conf. Rec.,
1993, pp. 971-978.
7 N. Mohan, M. Rastogi and R. Naik: Analysis of a new power
electronics interface with amroximatelv sinusoidal 3-~haseutility currents and a regulatedhc output, IEEE, Trans.on Power
Del., April, 1993, pp. 540-546.
8 R. Naik, M.Rastogi and N. Mohan: Third harmonic power electronics interface with 3-phase utility to provide a regulated dc
output and to minimize line-current harmonics, IEEE, IAS Ann.
Meet., Conf. Rec., 1992. pp. 689-694.
9 R. Naik, M. Rastogi, N. Mohan, R. Nilssen and C.P. Henze: A
magnetic device for current injection in a three-phase, sinusoidalcurrent utility interface, IEEE, IAS Ann. Meet., Conf. Rec.,
1993, pp. 926-930.
10 Y. Zhao, Y. Li and T.A. L i p : Force commutated three-level
boost type rectifier, IEEE, IAS Ann. Meet., 1993, pp. 771-777.
11 P. Bialoskorski and W. Koczara: Unity power factor three phase
rectifiers IEEE, PESC, Conf. Rec., 1993. pp. 669-674.
12 G.C. Cho, N.S. Choi. C. Rim G.H. Cho: Modeling, analysis and
control of static var compensator using three-level inverter,
IEEE, IAS Ann. Meet., Conf. Rec., 1992, pp. 837-843.
13 K. Oguchi and Y. Maki: A multi-level voltage source rectifier
with a three-phase diode bridge circuit as a main power circuit,

o\

IEEE, IAS Ann. Meet., Conf. Rec., 1992, pp. 695-702.


14 J.C. Salmon: Circuit topologies for 10 voltage-doubler boost
rectifiers, IEEE, Trans. on P.E., vol. 8, no.4,1993. pp. 521-529.
15 S.Hiti, V. Vlatkovic, B. Boroyevich and F.C. Lee. Anew control
algorithm for 3-phase pwm buck rectifier with mput displacement
factor, IEEE, PESC, Conf. Rec., 1993. pp. 648-656.
16 V. Vlatovic, D.Boroyevich. F.C. Lee. C. Cuadros and S.Gataric:
A new zero voltage transition three-phase pwm rectifier/iiverter
circuit. IEEE, PESC, Cord Rec., 1993, pp. 868-873.
17 D.S.L. Simmental, I. Sebastian and J. Uceda: Single-switch
three-phase power factor preregulator under variable switching
frequency, IEEE, PESC, Conf. Rec., 1993, pp. 657-662.
18 J.W. Kolar H.Ert1 and EC. Zach: A comprehensive design
approach for a three-phase high-frequency single-switch discontinuous-mode boost power factor corrector based on analytical
derived normalized converter com ent ratings, IEEE. IAS
Ann. Meet., Conf. Rec., 1993, pp. 9 p 9 3 8 .
19 J. Kolar H.Ertl and F. Zach Space vector-based analytical analysis of the input current distortion of a 3 0 discontinuousmode rectifier system. IEEE, PESC, Conf. Rec., 1993, pp. 696-706.
20 F? Viya, K. Matsuse: Low harmonic gto converter for fundamental power factor compensation, IEEE, Trans. on Power
Elect., vol. 6, no. 3, July, 1991, pp. 371-379.
21 S. Kim, P. Enjeti. P. Packebush and I. Pitel: A new approach to
improve power factor and reduce harmonics in a three phase
diode rectifier type utility interface, IEEE, IAS Ann. Meet.,
Conf. Rec., 1993, pp. 993-1000.
22 P. Enjeti, W.Shireen, P. Packebush and I. Pitel: Analysis and
design of a new active power filter to cancel neutral cment harmonics in three phase four wire electric distribution systems,
IEEE, IAS Ann. Meet., Conf. Rec., 1993, pp. 939-946.
23 H. Fujita and H. Akagi: A practical a p o a c h to harmonic compensation in power systems-series connection of passive & active
filtersIEEE, Trans on IA. vol. 27, no. 6.1991, pp. 1020-1025.
24 J.C. Salmon: Reliable 3-phase pwm boost rectifiers employing a
series-connected dual boost converter sub-topology, IEEE, IAS
Ann. Meet., Conf. Rec., 1994. pp. 781-788.

848

You might also like