MSM82C53-2RS/GS/JS

Se m ic on d u c tor

FUNCTIONAL BLOCK DIAGRAM

VCC
GND
8
D7 - D0

Data
Bus
Buffer

Counter

CLK0
GATE0

#0

OUT0

Read/
Write
Logic

Counter

CLK1

#1

OUT1

Control
Word
Register

Counter

CLK2

8
WR
RD
A0

GATE1

A1
CS

GATE2
#2

OUT2

Internal Bus

2/ 19

MSM82C53-2RS/GS/JS

Se m ic on d u c tor

PIN CONFIGURATION (TOP VIEW)

24 pin Plastic DIP

D7 1

24 Vcc

D6 2

23 WR

D5 3

22 RD

D4 4

21 CS

D3 5

20 A1

D2 6

19 A0

D1 7

18 CLK2

D0 8

17 OUT2

CLK0 9

16 GATE2

OUT0 10

15 CLK1

GATE0 11

14 GATE1
13 OUT1

GND 12

NC
D7
D6
D5

32 pin Plastic SSOP

NC
D4
D3
D2
D1
D0
CLK0
NC
OUT0
GATE0
GND
NC

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

32
31
30
29
28
27
26
25
24
23

NC
Vcc
WR
RD
NC
CS
A1
A0
CLK2
OUT2

22
21
20
19
18
17

GATE2
NC
CLK1
GATE1
OUT1
NC

26 RD

27 WR

1 NC

28 VCC

2 D7

D4 5

25 NC

D3 6

24 CS

D2 7

23 A1

D1 8

22 A0

D0 9

21 CLK2

CLK0 10

20 OUT2

CLK1 18

GATE1 17

NC 15

OUT1 16

GND 14

19 GATE2

OUT0 12

NC 11

GATE0 13

28 pin Plastic QFJ

3 D6

4 D5

(NC denotes "not connected")

3/ 19