Professional Documents
Culture Documents
9.1
Figure 9.1(a) shows the circuit diagram for a half bridge inverter. A DC supply can be divided
into two equal voltage levels using the capacitors. Use high values of capacitor (100s of F) to
ensure the constant voltage division. Alternatively two separate supplies can be used as shown
in Figure 9.1. Switches S1 and S2 are switched in complimentary form such that S1 + S2 = 1.
The four switching states of the inverter operation are shown in Figure 9.2. Switches S1 and S2
must not be turned on at the same time. If S1 and S2 are switched on at the same time, there
will be a dead short, and destroys IGBTs/MOSFETs. If, on the other hand, both of them are
turned off, the inverter enters a stage called the dead-time.
87
88
(a)
(b)
(c)
89
90
9.2
Circuit diagram of the full bridge inverter circuit is shown in the Figure 9.3. When T1 and T2
are turned ON, the input voltage Vd appears across the load. If T3 and T4 are turned ON, the
voltage across the load is Vd . Table 9.1 shows the main principle of a single phase full bridge
inverter.
Tasks
Setup the full bridge circuit circuit as shown in Figure 9.3. Use Two IR2104/IR2103 Gate
Driver IC for complimentary switching of T1 ,T4 and T3 ,T2 . Use RL = 5 10 and an
91
appropriate value of Inductance (in the range 300 H). Generate gate pulses for square
wave 50 Hz operation. Insert a small resistance in range of 0.1 in series with load to
observe the current waveform in terms of voltage. Set input voltage equal to 30V and
supply current limit to 2 A.
Set a duty cycle of 50%. Observe the load voltage and current waveform ans save for your
report. Also record the RMS voltage VLrms and ILrms. Measure the input current from
the power supplies. Calculate the efficiency of the inverter.
Generate a switching waveform of frequency 10 kHz with variable duty cycle and perform
AND operation with previously generated 50 Hz 50 @ 50% duty cycle waveform. Observe
the load voltage and current waveform ans save for your report. Also record the RMS
voltage VLrms and ILrms. Measure the input current from the power supplies. Calculate
the efficiency of the inverter.
Design the value of series resonance filter capacitor Cf to obtain a resonance frequency
equal to the switching frequency of 10 kHz. This capacitor is to be connected in series
with the inductor L.
Obtain the waveform across the load resistor RL with capacitor Cf connected. Observe
the load voltage and current waveform ans save for your report. Also record the RMS
voltage VLrms and ILrms. Measure the input current from the power supplies. Calculate
the efficiency of the inverter.
Vary the duty cycle of PWM waveform (the duty cycle of 50 Hz gate signal is 50 %, do not
change) and measure the RMS load voltage at different duty cycle and sketch the trend.
Vary the switching frequency and observe the effect over spectrum of load current and
voltage waveform.
9.3
You can get extra/bonus credit if you implement sinusoidal PWM for single phase inverter.
Check the end notes.
Two bonus marks for running all the inverter circuits such that you have 220 Vrms output.
Use a 100 Watt bulb as a load.
This manual is to be completed in two lab sessions before 2nd December 2016
92
93
94