Professional Documents
Culture Documents
Gate
Control
Driver
Direct Control
VOS and Ramp
Compensation
The comparator then outputs a signal to the control mode to PWM mode. Some other control topologies switch
circuit, telling it whether or not to output a switching between one control method for power-save mode and a
pulse to the gate driver, which controls the high-side different one for PWM mode. This creates the opportunity
MOSFET. The comparator works with the timer circuit to for glitches and random noise to occur during the transi-
provide both the fastest response to load transients and a tion. More details about these phenomena are provided
regulated switching frequency. later in this article under Seamless transition.
Based on the ratio of VOUT to VIN , the timer sets a mini- The DCS-Control topology implements its power-save
mum ON time (tON_min ) that can extend the ON-time mode in a straightforward way: If the comparator does not
control from the comparator. The minimum ON time set need a switching pulse, then no pulse is given. So, if the
by the timer typically is shown in the device datasheet output voltage is above its set point (as measured by the
with an equation, such as error amplifier) when the inductor current decays to zero,
VOUT the device does not output a new switching pulse; instead,
tON = 400 ns. it reduces its quiescent current and enters power-save
VIN
mode. It waits until the error amplifier tells the compara-
In this example based on the TPS62130, the target switch- tor that the output voltage has decreased to its set point
ing period is 400 ns; therefore, the switching frequency is and should now be increased. Then the device outputs a
its reciprocal, or 2.5 MHz. A regulated switching frequency switching pulse that lasts for the minimum ON time, raising
is maintained over the input and output voltage ranges the output voltage just high enough to stay within regula-
due to the VOUT /VIN factor, which adjusts the minimum tion. Minimum propagation delays through these circuits
ON time based on the ideal duty cycle for a buck con- result in high efficiency and well-regulated output voltage
verter. Thus, the ON-time equation also can be written as during power-save mode.
tON = D tPeriod, which is the exact definition of ON time A single switching pulse persisting for the minimum ON
for any buck converter. time transfers the smallest possible amount of energy to
The control of the low-side MOSFET is simple. After the the output, creating the smallest amount of output-voltage
high-side MOSFET turns off, the low-side MOSFET turns ripple. As the light-load current increases, the single
on and efficiently ramps down the inductor current. The pulses occur closer together and increase the switching
low-side MOSFET turns off when either the inductor cur- frequency above the audio band at a faster rate than other
rent decays to zero, or the high-side MOSFET is told by power-save topologies. Other topologies use groups or
the comparator to turn on again. An appropriate dead bursts of pulses during the power-save mode that cause
time is implemented to avoid shoot-through currents in much more energy than required to be transferred to the
the MOSFETs. output during a burst. Since the output voltage takes more
time to drop back down to its set point, the bursts are
Power-save mode spaced further apart, keeping the effective frequency in
A key component of the DCS-Control topology is its power- the audio range longer. The single-pulse architecture of
save mode. Generally, most power-save modes activate at DCS-Control allows operation above the audio band at
lower load currents and increase the conversion efficiency lower load currents than these other topologies. A case
by skipping switching pulses and reducing the devices study of the noise performance in power-save mode is
current consumption (quiescent current). Skipping switch given in Reference 3.
ing pulses operates the device in discontinuous conduction When the load increases enough such that there is no
mode (DCM), which eliminates the negative inductor cur- time between the single pulses, the inductor current does
rent (current flowing from the output towards the input) not return to zero before the comparator tells the high-
that otherwise would occur at light loads. Such current side MOSFET to turn on again. This load condition occurs
merely undoes the work of previous switching cycles and at the DCM boundary and is where the converter exits
incurs additional losses, which decrease efficiency. Reduc power-save mode and enters PWM mode.
ing the quiescent current improves the efficiency at very Output-voltage ripple in power-save mode
light loads, as explained in detail in Reference 2. This combination of predictable operation in power-save
The power-save mode in the DCS-Control topology is mode (a single pulse for the minimum ON time) and entry
very simple. It is implemented with the same circuitry as into PWM mode when a zero inductor current is reached
described earlierthere is no switching between two differ makes the DCS-Control topology much more flexible than
ent control modes during the transition from power-save other topologies, allowing easier configuration to system
14
2
Time (100 ns/div) Time (100 ns/div) Time (100 ns/div)
(a) With default EVM (b) With additional 22-F output (c) With additional 22-F output capacitor
capacitor and inductor increased to 2.2 H
2
ILoad (1 A/div)
3
(a) Using the TPS62130 with DCS-Control (b) Using a device with another control topology
topology
Internet
TI Semiconductor Product Information Center
Home Page
support.ti.com
E2E is a trademark of Texas Instruments. All other trademarks are the property of
their respective owners.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2013, Texas Instruments Incorporated