Professional Documents
Culture Documents
.. ( 10 to 45 V)
VERY LOW DISTORTION
AUTOMATIC QUIESCENT CURRENT
CONTROL FOR THE POWER TRANSISTORS
WITHOUT TEMPERATURE SENSE
( s )
. ELEMENTS
OVERLOAD CURRENT PROTECTION FOR
u c t
.. THE POWER TRANSISTORS
MUTE/STAND-BY FUNCTIONS
r o d )
. LOW POWER CONSUMPTION
OUTPUT POWER 60 W/8 AND 100 W/4
P t ( s
DIP20
ORDERING NUMBER : TDA7250
c
e t e u
DESCRIPTION
o l o d
The TDA7250 stereo audio driver is designed to
s
drive two pair of complementary output transistor in
the Hi-Fi power amplifiers. b P r
- O e t e
APPLICATION CIRCUIT
s ) o l
c t ( b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b
( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o
ABSOLUTE MAXIMUM RATINGS
s )
Symbol
l
Ptot
e t Supply Voltage
u
Power Dissipation at Tamb = 60 C
d
100
1.4
V
W
s o
Tj, Tstg
o
Storage and Junction Temperature
r
40 to + 150 C
O b e P
l e t
s o
O b
THERMAL DATA
2/11
TDA7250
PIN FUNCTIONS
N Name Function
1 VS POWER SUPPLY Negative Supply Voltage.
2 NONINV. INP. CH. 1 Channel 1 Input Signal.
3 QUIESC. CURRENT This capacitor works as an integrator, to control the quiescent current to output
CONTR. CAP. CH1 devices in no-signal conditions on channel 1.
4 SENSE () CH. 1 Negative voltage sense input for overload protection and for automatic quiescent
current control.
5 ST. BY / MUTE / PLAY Three-functions Terminal.
For VIN = 1 to 3 V, the device is in MUTE and only quiescent current flows in
the power stages ; - for VIN < 1 V, the device is in STAND-BY mode and no
quiescent current is present in the power stages ; - for VIN > 3 V, the devic
6 CURRENT PROGRAM High Impedance Power-stages Monitor.
( s )
7 SENSE () CH. 2
t
Negative Voltage Sense Input for Overload Protection and for Automatic
Quiescent Current Control.
c
8 QUIESC. CURRENT
u
This capacitor works as an integrator, to control the quiescent current to output
d
CONTR. CAP. CH. 2
r o
devices in no-signal conditions on channel 2. If the voltage at its terminals drops
s )
under 250 mV, it also resets the device from high-impedance state of output
e P
Channel 2 Input Signals.
c t (
10 Vs POWER SUPPLY
e t
Negative Supply Voltage.
l d u
11
12
INVERT. INP. CH. 2
OUT () CH. 2
s o r o
Feedback from Output (channel 2).
Out Signal to Lower Driver Transistor of Channel 2.
13 OUT (+) CH. 2
b P
Out Signal to Higher Driver Transistor of Channel 2.
O e
14 SENSE (+) CH. 2
- l e t
Positive Voltage Sense Input for Overload Protection and for Automatic
Quiescent Current Control.
15 COMMON AC GROUND
( s ) o
AC Input Ground in MUTE Condition.
16 VS + POWER SUPPLY
c t s
Positive Supply Voltage.
b
17 SENSE (+) CH. 1
d u Positive Voltage Sense Input for Overload Protection and for Automatic
O
Quiescent Current Control.
-
18
o
OUT (+) CH. 1
r )
Out Signal to High Driver Transistor of Channel 1.
s
19
20 P
OUT () CH. 1
c
INVERT. INP. CH. 1
e t ( Out Signal to Low Driver Transistor of Channel 1.
Feedback from Output (channel 1).
l e t d u
s o r o
O b e P
l e t
s o
O b
3/11
TDA7250
BLOCK DIAGRAM
( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b
4/11
TDA7250
s )
B = 20 Hz to 20 kHz
(
SR
d
Slew Rate
Total Harmonic Distortion
c t
Gv = 26 dB, Po = 40 W
10 V/s
d u
f = 1 kHz
f = 20 kHz
0.004
0.03
%
%
Vopp Output Voltage Swing
r o s ) 60 Vpp
Po Output Power (*)
e P c t (
Vs = 35 V, RL = 8
Vs = 30 V, RL = 8
60
40
W
W
Io Output Current
l e t Vs = 35 V, RL = 4
d u 100
5
W
mA
SVR
Cs
Supply Voltage Rejection
Channel Separation
s o r o f = 100 Hz
f = 1 kHz
75
75
dB
dB
O b e P
MUTE / STANDBY/ PLAY FUNCTIONS
- l e t
Symbol
( s )
Parameter
o Test Conditions Min. Typ. Max. Unit
Ii
Vth t
Input Current (pin 5)
c
Comparator Standby
b s/ Mute 1.0
0.1
1.25 1.5
A
V
u
Threshold (**)
d - O
H
Vth
r o
Hysteresis Standby / Mute
s )
Comparator Mute / Play 2.4
200
3.0 3.6
mV
V
e P t
Threshold (**)
c (
H
d u
Mute Attenuation f = 1 kHz
300
60
mV
dB
s oVi
r o
Input Voltage Max. (pin 5) 12 (**) V
O b P
(*) Application circuit of fig. 1
(**) Referred to V s .
e
f = 1 KHz ; d = 0.1 % ; G v =26 dB.
e t
CURRENT SURVEY CIRCUITRY
l
s o
Symbol Parameter Test Conditions Min. Typ. Max. Unit
O b td
Comparator Reference
Delay Time
to + VS
to VS
0.8
0.8
10
1
1
1.4
1.4
V
V
s
5/11
TDA7250
( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b
Note : Q1/Q2 = Q3/Q4 = TIP 142/TIP147
GV = 1 + R1/R2
6/11
TDA7250
Figure 2 : Output Power vs. Supply Voltage. Figure 3 : Distortion vs.Output Power (*).
( s )
c t
Figure 4 : Channel Separation.
d u
Figure 5 : Supply Voltage Rejection vs.
r o )
Frequency.
s
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t
Figure 6 : Quiescent Current vs. Supply Voltage.
s o r o
O b e P
l e t
s o
O b
7/11
TDA7250
Figure 8 : Total Dissipated Power vs. Output Figure 9 : Efficiency vs. Output Power (*).
Powe r (*).
( s )
c t
d u
Figure 10 : Play-mute Standby Operation.
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t
(*) Complete circuit
d u
s o r o
O b e P
l e t
s o
O b
8/11
TDA7250
( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
Figure 12 : Suggested Transistor Types for Various Loads and Powers.
s o
RL = 8 TL = 4
O b 15W
BDX
+30W
BDX
+50W
BDW
+70W
TIP
30W
BDW
+50W
BDW
+90W
BDV
+130W
MJ
53/54A 53/54B 93/94B 142/147 93/94A 93/94B 64/65B 11013/11014
9/11
TDA7250
mm inch
DIM. OUTLINE AND
MIN. TYP. MAX. MIN. TYP. MAX. MECHANICAL DATA
a1 0.254 0.010
b 0.45 0.018
b1 0.25 0.010
D 25.4 1.000
( s )
E 8.5 0.335
c t
e 2.54 0.100
d u
e3 22.86 0.900
r o s )
F 7.1
e
0.280P c t (
I 3.93
l e t
0.155
d u
s o r o
L 3.3
O b0.130
e P
DIP20
Z 1.34
- l e t
0.053
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b
10/11
TDA7250
( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the conse-
quences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this
publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMi-
croelectronics products are not authorized for use as critical components in life support devices or systems without express written
approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
11/11