Professional Documents
Culture Documents
SL1052
SL1052
1%
PDA
SL1052
VO(MIN)
LED
VO(MIN)
, Sleep
VO(REG)
4.2V MSOP8/SOP8
1%
PDA
VO(RCH)
1
SiliconLake SL1052
VDD
TS VTS1 VTS2
STAT
TS
GND
CC PNP PMOS
CE
CS
BATT
------------------------------------------------- 0.3V10.5V
------------------------------------------------- 65150
PDTA25-------------------------------------- 300mW
----------------------------------------------------- 150
TA---------------------------------------------- 40125
ESD HBM------------------------------------------------ 2KV
(TA25)
IDD(OPE) 4.5V<VDD<6.5V ---- 1 2 mA
Sleep IDD(sleep) VBATT-VDD0.2V ---- ---- 3 uA
2
SiliconLake SL1052
CS V(PRE)=VDD-VCS
VO(MIN) 2.7 2.9 3.1 V
VO(RCH) VO(REG)- VO(REG)- VO(REG)- V
170mV 110mV 50mV
V(TERM) VDD, 2 12 22 mV
V(TERM)=VDD-VCS
STAT V STAT(LOW) IOL =10mA ----- 0.4 0.6 V
VTS1* 29 31 33 %VDD
VTS2* 57.5 59.5 61.5 %VDD
VTS1 VTS2
VTS1 VTS2
SL1052 3
1 PMOS
2 PNP
1-1 PMOS
3
SiliconLake SL1052
1-2 PNP
2 PMOS
4
SiliconLake SL1052
1
CE VDD VO(REG)
SL1052
5
aVBATT
VO(REG) ITERMV(TERM)/RCS
b) VBATTVO(REG)
6
2 SL1052
TS
VO(MIN) 5
10%
3 TS VTS VTS1
VO(MIN) VTS2 SL1052 VTS
SL1052 VTS1 VTS VTS2
VDD CS RCS
VI(SNS) VTS VTS1 VTS2
VI ( SNS )
I O ( REG ) =
RCS
4 5
4
RT1 RT2
VO(REG)
TLTH
5
SiliconLake SL1052
TLTH
NTC RTL TL
RTH TH STAT
RTLRTH TL TS
CE
TH TS 9
VO(RCH)
SL1052
VTSLVTS2 k2VDD
VTSHVTS1 k1VDD 1 PNP PMOS
SL1052 PNP PMOS
PNP
PMOS
PTC
RTHRTL
RCS 0.1V
2.8V PCB
PNP PMOS
2
0.1uF
RT1
RT2 RTHRTL RTHRTL
VBATT 1uF
TS
3 PCB
RT1=RT2
7CE
PCB
VDD
SL1052 GND SL1052
8
SL1052 STAT
6
SiliconLake SL1052
SOP8