2/17/2015

Chapter 2: Iteration Bound

Introduction

Loop Bound
Important Definitions and Examples

Iteration Bound
Important Definitions and Examples

VLSI DSP H.Hosseini-Nejad 1

Introduction
Iteration: execution of all computations in an algorithm once

Example1: 3 -tap FIR filter one iteration: 3 multiplications, 2

Additions

Iteration period: the time required for execution of one iteration

For FIR systems, iteration period is the delay of the longest path
Iteration period=critical path
Iteration rate: the number of iterations executed per second
How to calculate the iteration period for IIR systems?
In an IIR systems there are a lot of loop!

VLSI DSP H.Hosseini-Nejad 2

1
 2/17/2015

Loop Bound
Loop: a directed path that begins and ends at the same node
Loop Bound of the j-th loop: defined as Tj/Wj, where Tj is the loop
computation time & Wj is the number of delays in the loop
Example : a, b, c, a is a loop

Loop bound=(TA+TM)/1=(2+4)/1=6

Loop Bound: 6/1=6u.t. Loop Bound: 6/2=3 u.t.

TL1: 12/1=12ns, TL2=(2+3+5)/2=5ns, TL3=(10+2+3)/2=7.5ns

VLSI DSP H.Hosseini-Nejad 3

Iteration Bound
Critical loop: the loop with the maximum loop bound
Iteration bound: the loop bound of the critical loop
where L is the set of loops in the DSP system,
Tj is the computation time of the loop j and
Wj is the number of delays in the loop j

TL1: (10+2)/1=12ns
TL2=(2+3+5)/2=5ns
TL3=(10+2+3)/2=7.5ns

Delay-free Loops are not computable

VLSI DSP H.Hosseini-Nejad 4

2
 2/17/2015

Iteration Bound
L1:1,4,2,1 Tloop bound=(2+1+1)/2=4/2=2
L2:1,5,3,2,1 Tloop bound =(2+1+1+1)/3=5/3
L3:1,6,3,2,1 = Tloop bound =(2+1+1+1)/4=5/4 Iteration
Bound=max{2,5/3,5/4}=2

VLSI DSP H.Hosseini-Nejad 5

Conclusion
In non recursive DSP algorithms, critical path determines the
maximum clock frequency of hardware implementation

In recursive algorithms the iteration bound is the lower bound on the

iteration or sample period of the DSP program regardless of the amount
of computing resources available

iteration bound is the loop bound of the critical loop

VLSI DSP H.Hosseini-Nejad 6