TL081, TL081A, TL081B, TL082, TL082A, TL082B

TL082Y, TL084, TL084A, TL084B, TL084Y

JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

D Low Power Consumption D High Input Impedance . . . JFET-Input Stage

D Wide Common-Mode and Differential D Latch-Up-Free Operation
Voltage Ranges D High Slew Rate . . . 13 V/s Typ
D Low Input Bias and Offset Currents D Common-Mode Input Voltage Range
D Output Short-Circuit Protection Includes VCC+
D Low Total Harmonic
Distortion . . . 0.003% Typ

description
The TL08x JFET-input operational amplifier family is designed to offer a wider selection than any previously
developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates
well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature
high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset
adjustment and external compensation options are available within the TL08x family.
The C-suffix devices are characterized for operation from 0C to 70C. The I-suffix devices are characterized
for operation from 40C to 85C. The Q-suffix devices are characterized for operation from 40C to 125C.
The M-suffix devices are characterized for operation over the full military temperature range of 55C to 125C.

symbols
TL081 TL082 (EACH AMPLIFIER)
TL084 (EACH AMPLIFIER)
OFFSET N1

IN + + IN + +
OUT OUT
IN IN

OFFSET N2

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright 1999, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested
standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production
testing of all parameters. processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TL081M TL082M
U PACKAGE U PACKAGE
(TOP VIEW) (TOP VIEW)

NC 1 10 NC NC 1 10 NC
OFFSET N1 2 9 NC 1OUT 2 9 VCC+
IN 3 8 VCC+ 1IN 3 8 2OUT
IN+ 4 7 OUT 1IN+ 4 7 2IN
VCC 5 6 OFFSET N2 VCC 5 6 2IN+

TL081, TL081A, TL081B TL082, TL082A, TL082B

D, JG, P, OR PW PACKAGE D, JG, P, OR PW PACKAGE
(TOP VIEW) (TOP VIEW)

OFFSET N1 1 8 NC 1OUT 1 8 VCC +

IN 2 7 VCC + 1IN 2 7 2OUT
IN + 3 6 OUT 1IN + 3 6 2IN
VCC 4 5 OFFSET N2 VCC 4 5 2IN +

TL081M . . . FK PACKAGE TL082M . . . FK PACKAGE

(TOP VIEW) (TOP VIEW)
OFFSET N1

VCC+
1OUT
NC

NC

NC
NC

NC
NC
NC

3 2 1 20 19
NC 4 18 NC
3 2 1 20 19 1IN 5 17 2OUT
NC 4 18 NC
NC 6 16 NC
IN 5 17 VCC +
1IN + 7 15 2IN
NC 6 16 NC
NC 8 14 NC
IN + 7 15 OUT 9 10 11 12 13
NC 8 14 NC
9 10 11 12 13
2IN +
NC

NC

NC
VCC
OFFSET N2
NC

NC

NC
VCC

TL084M . . . FK PACKAGE
(TOP VIEW)

TL084, TL084A, TL084B

1OUT

4OUT
1IN

4IN

D, J, N, PW, OR W PACKAGE
NC

(TOP VIEW)

3 2 1 20 19
1OUT 4OUT 1IN + 4 18 4IN +
1 14
1IN 4IN NC 5 17 NC
2 13
1IN + 4IN + VCC + 6 16 VCC
3 12
VCC + VCC NC 7 15 NC
4 11
2IN + 5 10 3IN + 2IN + 8 14 3IN +
9 10 11 12 13
2IN 6 9 3IN
2IN

3IN
2OUT
NC
3OUT

2OUT 7 8 3OUT

NC No internal connection

2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 AVAILABLE OPTIONS
PACKAGED DEVICES
CHIP
VIOmax SMALL SMALL CHIP CERAMIC CERAMIC PLASTIC PLASTIC FLAT FLAT
TA TSSOP FORM
AT 25C OUTLINE OUTLINE CARRIER DIP DIP DIP DIP PACK PACK
(PW) (Y)
(D008) (D014) (FK) (J) (JG) (N) (P) (U) (W)
15 mV TL081CD TL081CP TL081CPW
6 mV TL081ACD TL081ACP
3 mV TL081BCD TL081BCP
0C 15 mV TL082CD TL082CP TL082CPW TL082Y
to 6 mV TL082ACD TL082ACP
70C 3 mV TL082BCD TL082BCP
15 mV TL084CD TL084CN TL084CPW TL084Y
6 mV TL084ACD TL084ACN
3 mV TL084BCD TL084BCN
40C 6 mV TL081ID TL081IP
to 6 mV TL082ID TL082IP
POST OFFICE BOX 655303 DALLAS, TEXAS 75265

85C 6 mV TL084ID TL084ID TL084IN

40C
to
125C 9 mV TL084QD
55C 6 mV TL081MFK TL081MJG TL081MU

TL081, TL081A, TL081B, TL082, TL082A, TL082B

to 6 mV TL082MFK TL082MJG TL082MU
125C 9 mV TL084MFK TL084MJ TL084MW
The D package is available taped and reeled. Add R suffix to the device type (e.g., TL081CDR).

JFET-INPUT OPERATIONAL AMPLIFIERS

TL082Y, TL084, TL084A, TL084B, TL084Y
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999
3
TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

schematic (each amplifier)

VCC +

IN +

64
IN
OUT
128

64

C1

1080 1080

VCC

OFFSET N1 OFFSET N2

TL081 Only

Component values shown are nominal.

4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TL082Y chip information

These chips, when properly assembled, display characteristics similar to the TL082. Thermal compression or
ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive
epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

(7) (6) (5) VCC+

(8)
(3)
1IN + + (1)
(2) 1OUT
1IN
(5)
+ 2IN +
(7)
2OUT (6)
2IN

61 (4)
(8) (4)
VCC

CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 4 MINIMUM
TJmax = 150C
TOLERANCES ARE 10%.
ALL DIMENSIONS ARE IN MILS.
(1) (2) (3)
PIN (4) IS INTERNALLY CONNECTED
TO BACKSIDE OF CHIP.
61

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TL084Y chip information

These chips, when properly assembled, display characteristics similar to the TL084. Thermal compression or
ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive
epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

VCC+
(4)
(3)
1IN + + (1)
(2) 1OUT
1IN
(13) (12) (11) (10) (9)
(5)
+ 2IN +
(7)
2OUT (6)
2IN
(10)
3IN + + (8)
(9) 3OUT
(14) (8)
3IN
62
(1) (7) (12)
+ 4IN +
(14)
4OUT (13)
4IN
(11)
VCC
(2) (3) (4) (6)

CHIP THICKNESS: 15 TYPICAL

105
BONDING PADS: 4 4 MINIMUM
TJmax = 150C
TOLERANCES ARE 10%.
ALL DIMENSIONS ARE IN MILS.
PIN (11) IS INTERNALLY CONNECTED
TO BACKSIDE OF CHIP.

6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
TL08_C
TL08_AC TL08_I TL084Q TL08_M UNIT
TL08_BC
Supply voltage, VCC + (see Note 1) 18 18 18 18 V
Supply voltage VCC (see Note 1) 18 18 18 18 V
Differential input voltage, VID (see Note 2) 30 30 30 30 V
Input voltage, VI (see Notes 1 and 3) 15 15 15 15 V
Duration of output short circuit (see Note 4) unlimited unlimited unlimited unlimited
Continuous total power dissipation See Dissipation Rating Table
Operating free-air temperature range, TA 0 to 70 40 to 85 40 to 125 55 to 125 C
Storage temperature range, Tstg 65 to 150 65 to 150 65 to 150 65 to 150 C
Case temperature for 60 seconds, TC FK package 260 C
Lead temperature 1,6 mm (1/16 inch) from case for 60
J or JG package 300 C
seconds
Lead temperature 1,6 mm (1/16 inch) from case for 10 D, N, P, or
260 260 260 C
seconds PW package
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC + and VCC .
2. Differential voltages are at IN+ with respect to IN .
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the
dissipation rating is not exceeded.

DISSIPATION RATING TABLE

TA 25C DERATING DERATE TA = 70C TA = 85C TA = 125C
PACKAGE
POWER RATING FACTOR ABOVE TA POWER RATING POWER RATING POWER RATING
D (8 pin) 680 mW 5.8 mW/C 32C 460 mW 373 mW N/A
D (14 pin) 680 mW 7.6 mW/C 60C 604 mW 490 mW 186 mW
FK 680 mW 11.0 mW/C 88C 680 mW 680 mW 273 mW
J 680 mW 11.0 mW/ C 88C 680 mW 680 mW 273 mW
JG 680 mW 8.4 mW/C 69C 672 mW 546 mW 210 mW
N 680 mW 9.2 mW/C 76C 680 mW 597 mW N/A
P 680 mW 8.0 mW/C 65C 640 mW 520 mW N/A
PW (8 pin) 525 mW 4.2 mW/C 25C 336 mW N/A N/A
PW (14 pin) 700 mW 5.6 mW/C 25C 448 mW N/A N/A
U 675 mW 5.4 mW/C 25C 432 mW 351 mW 135 mW
W 680 mW 8.0 mW/C 65C 640 mW 520 mW 200 mW

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

 electrical characteristics, VCC = 15 V (unless otherwise noted)

SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

JFET-INPUT OPERATIONAL AMPLIFIERS
TL082Y, TL084, TL084A, TL084B, TL084Y
TL081, TL081A, TL081B, TL082, TL082A, TL082B
8

Template Release Date: 71194

TL081C TL081AC TLO81BC TL081I
TL082C TL082AC TL082BC TL082I
PARAMETER TEST CONDITIONS TA TL084C TL084AC TL084BC TL084I UNIT

MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX
25C 3 15 3 6 2 3 3 6
VIO Input offset voltage VO = 0 RS = 50 mV
Full range 20 7.5 5 9
Temperature
VIO coefficient of input VO = 0 RS = 50 Full range 18 18 18 18 V/C
offset voltage
25C 5 200 5 100 5 100 5 100 pA
IIO Input offset current VO = 0
Full range 2 2 2 10 nA
25C 30 400 30 200 30 200 30 200 pA
IIB Input bias current VO = 0
Full range 10 7 7 20 nA
POST OFFICE BOX 655303 DALLAS, TEXAS 75265

12 12 12 12
Common-mode input
VICR 25C 11 to 11 to 11 to 11 to V
voltage range
15 15 15 15
RL = 10 k 25C 12 13.5 12 13.5 12 13.5 12 13.5
Maximum
M i peak
k
VOM RL 10 k 12 12 12 12 V
out ut voltage swing
output Full range
RL 2 k 10 12 10 12 10 12 10 12
Large-signal VO = 10 V, RL 2 k 25C 25 200 50 200 50 200 50 200
AVD differential voltage V/mV
amplification VO = 10 V, RL 2 k Full range 15 25 25 25
B1 Unity-gain bandwidth 25C 3 3 3 3 MHz
ri Input resistance 25C 1012 1012 1012 1012
Common-mode VIC = VICRmin,
CMRR 25C 70 86 75 86 75 86 75 86 dB
rejection ratio VO = 0, RS = 50
Supply voltage
VCC = 15 V to 9 V,
kSVR rejection ratio 25C 70 86 80 86 80 86 80 86 dB
VO = 0, RS = 50
( VCC / VIO)
Supply current
ICC VO = 0, No load 25C 1.4 2.8 1.4 2.8 1.4 2.8 1.4 2.8 mA
(per amplifier)
VO1/ VO2 Crosstalk attenuation AVD = 100 25C 120 120 120 120 dB
All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range for TA is 0C to 70C for TL08_C, TL08_AC,
TL08_BC and 40C to 85C for TL08_I.
Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 17. Pulse techniques must be used
that maintain the junction temperature as close to the ambient temperature as possible.
 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

electrical characteristics, VCC = 15 V (unless otherwise noted)

TL081M, TL082M TL084Q, TL084M
PARAMETER TEST CONDITIONS TA UNIT
MIN TYP MAX MIN TYP MAX
25C 3 6 3 9
VIO Input offset voltage VO = 0
0, RS = 50 mV
Full range 9 15
Temperature
VIO coefficient of input VO = 0 RS = 50 Full range 18 18 V/C
offset voltage
25C 5 100 5 100 pA
IIO Input offset current VO = 0
125C 20 20 nA
25C 30 200 30 200 pA
IIB Input bias current VO = 0
125C 50 50 nA
12 12
Common-mode input
VICR 25C 11 to 11 to V
voltage range
15 15
RL = 10 k 25C 12 13.5 12 13.5
Maximum
M i peak
k
VOM RL 10 k 12 12 V
out ut voltage swing
output Full range
RL 2 k 10 12 10 12
Large-signal VO = 10 V, RL 2 k 25C 25 200 25 200
AVD differential voltage V/mV
amplification VO = 10 V, RL 2 k Full range 15 15
B1 Unity-gain bandwidth 25C 3 3 MHz
ri Input resistance 25C 1012 1012
Common-mode VIC = VICRmin,
CMRR 25C 80 86 80 86 dB
rejection ratio VO = 0, RS = 50
Supply voltage
VCC = 15 V to 9 V,
kSVR rejection ratio 25C 80 86 80 86 dB
VO = 0, RS = 50
(VCC /VIO)
Supply current
ICC VO = 0, No load 25C 1.4 2.8 1.4 2.8 mA
(per amplifier)
VO1/ VO2 Crosstalk attenuation AVD = 100 25C 120 120 dB
All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.
Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in
Figure 17. Pulse techniques must be used that maintain the junction temperatures as close to the ambient temperature as is possible.

operating characteristics, VCC = 15 V, TA = 25C (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VI = 10 V, RL = 2 k, CL = 100 pF, See Figure 1 8 13
SR Slew rate at unity gain VI = 10 V, RL = 2 k, CL = 100 pF, V/s
5
TA = 55C to 125C, See Figure 1
tr Rise time 0.05 s
VI = 20 mV,
mV RL = 2 k
k, CL = 100 pF,
pF See Figure 1
Overshoot factor 20%

Equivalent input
in ut noise f = 1 kHz 18 nV/Hz
Vn RS = 20
voltage f = 10 Hz to 10 kHz 4 V
Equivalent input noise
In current RS = 20 , f = 1 kHz 0.01 pA/Hz

VIrms = 6 V, AVD = 1, RS 1 k, RL 2 k,
THD Total harmonic distortion f = 1 kHz 0.003%

On products compliant to MIL-PRF-38535, this parameter is not production tested.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 9

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

electrical characteristics, VCC = 15 V, TA = 25C (unless otherwise noted)

TL082Y, TL084Y
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
VIO Input offset voltage VO = 0, RS = 50 3 15 mV
VIO Temperature coefficient of input offset voltage VO = 0, RS = 50 18 V/C
IIO Input offset current VO = 0, 5 200 pA
IIB Input bias current VO = 0, 30 400 pA
12
VICR Common-mode input voltage range 11 to V
15
VOM Maximum peak output voltage swing RL = 10 k, 12 13.5 V
AVD Large-signal differential voltage amplification VO = 10 V, RL 2 k 25 200 V/mV
B1 Unity-gain bandwidth 3 MHz
ri Input resistance 1012

VIC = VICRmin,, VO = 0,, 70 86

CMRR Common mode rejection ratio
Common-mode dB
RS = 50 70 86
VCC = 15 V to 9 V,, 70 86
kSVR Supply voltage rejection ratio (VCC /VIO) dB
VO = 0, RS = 50 70 86
ICC Supply current (per amplifier) VO = 0, No load 1.4 2.8 mA
VO1/ VO2 Crosstalk attenuation AVD = 100 120 dB
All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.
Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in
Figure 17. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

operating characteristics, VCC = 15 V, TA = 25C

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SR Slew rate at unity gain VI = 10 V, RL = 2 k, CL = 100 pF, See Figure 1 8 13 V/ s
tr Rise time 0.05 s
VI = 20 mV,
mV RL = 2 k
k, CL = 100 pF,
pF See Figure 1
Overshoot factor 20%
f = 1 kHz 18 nV/Hz
Vn Equivalent input noise voltage RS = 20
f = 10 Hz to 10 kHz 4 V
In Equivalent input noise current RS = 20 , f = 1 kHz 0.01 pA/Hz
VIrms = 6 V, AVD = 1, RS 1 k, RL 2 k,
THD Total harmonic distortion f = 1 kHz 0.003%

10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION

10 k

OUT 1 k

VI + VI
OUT
CL = 100 pF RL = 2 k +
RL CL = 100 pF

Figure 1 Figure 2

100 k
TL081
IN
C2
OUT
+
C1 500 pF IN + N2
N1

IN N1 100 k
OUT
+
1.5 k

VCC

Figure 3 Figure 4

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 11

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS

Table of Graphs
FIGURE
vs Frequency 5, 6, 7
vs Free-air temperature 8
VOM Maximum peak output voltage
vs Load resistance 9
vs Supply voltage 10
vs Free-air temperature 11
Large signal differential voltage amplification
Large-signal
AVD vs Frequency 12
Differential voltage amplification vs Frequency with feed-forward compensation 13
PD Total power dissipation vs Free-air temperature 14
vs Free-air temperature 15
ICC Supply current
vs Supply voltage 16
IIB Input bias current vs Free-air temperature 17
Large-signal pulse response vs Time 18
VO Output voltage vs Elapsed time 19
CMRR Common-mode rejection ratio vs Free-air temperature 20
Vn Equivalent input noise voltage vs Frequency 21
THD Total harmonic distortion vs Frequency 22

MAXIMUM PEAK OUTPUT VOLTAGE MAXIMUM PEAK OUTPUT VOLTAGE

vs vs
FREQUENCY FREQUENCY
15 15
VCC = 15 V RL = 10 k RL = 2 k
TA = 25C
VOM Maximum Peak Output Voltage V

TA = 25C
VOM Maximum Peak Output Voltage V

12.5 See Figure 2 VCC = 15 V

12.5 See Figure 2

10 10
VCC = 10 V
VCC = 10 V
7.5 7.5

5 VCC = 5 V 5
VCC = 5 V

2.5 2.5

0 0
100 1k 10 k 100 k 1M 10 M 100 1k 10 k 100 k 1M 10 M
f Frequency Hz f Frequency Hz

Figure 5 Figure 6

12 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS

MAXIMUM PEAK OUTPUT VOLTAGE MAXIMUM PEAK OUTPUT VOLTAGE

vs vs

FREQUENCY FREE-AIR TEMPERATURE
15

15
RL = 10 k
VCC = 15 V

VOM Maximum Peak Output Voltage V

VOM Maximum Peak Output Voltage V

TA = 25C RL = 2 k
12.5

See Figure 2 12.5
RL = 2 k
10 10
TA = 55C

7.5 7.5

TA = 125C
5 5

2.5 2.5
VCC = 15 V
See Figure 2
0 0
10 k 40 k 100 k 400 k 1M 4M 10 M 75 50 25 0 25 50 75 100 125
f Frequency Hz TA Free-Air Temperature C

Figure 7 Figure 8

MAXIMUM PEAK OUTPUT VOLTAGE MAXIMUM PEAK OUTPUT VOLTAGE

vs vs
LOAD RESISTANCE SUPPLY VOLTAGE
15 15
VCC = 15 V RL = 10 k
VOM Maximum Peak Output Voltage V

VOM Maximum Peak Output Voltage V

TA = 25C TA = 25C
12.5 See Figure 2 12.5

10 10

7.5 7.5

5 5

2.5 2.5

0 0
0.1 0.2 0.4 0.7 1 2 4 7 10 0 2 4 6 8 10 12 14 16
RL Load Resistance k | VCC | Supply Voltage V

Figure 9 Figure 10

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 13

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE
1000
700
400
AVD Large-Signal Differential
Voltage Amplification V/mV

200

100
70
40

20

10
7
4 VCC = 15 V
VO = 10 V
2
RL = 2 k
1
75 50 25 0 25 50 75 100 125
TA Free-Air Temperature C

Figure 11
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREQUENCY
106
VCC = 5 V to 15 V
RL = 10 k
105 TA = 25C
AVD Large-Signal Differential
Voltage Amplification V/mV

104 0
Differential Voltage
Amplification
Phase Shift

(left scale)
103 45

102 90

Phase Shift
101 (right scale) 135

1 180
1 10 100 1k 10 k 100 k 1M 10 M
f Frequency Hz

Figure 12

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

14 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION TOTAL POWER DISSIPATION

vs vs
FREQUENCY WITH FEED-FORWARD COMPENSATION FREE-AIR TEMPERATURE
106 250
VCC = 15 V
VCC = 15 V
AVD Differential Voltage Amplification V/mV

225 No Signal
C2 = 3 pF No Load
105
TA = 25C 200

PD Total Power Dissipation mW

See Figure 3
175
104 TL084, TL085
150

103 125

100
TL082, TL083
102
75
TL081
50
10
25

1 0
100 1k 10 k 100 k 1M 10 M 75 50 25 0 25 50 75 100 125
f Frequency With Feed-Forward Compensation Hz TA Free-Air Temperature C

Figure 13 Figure 14

SUPPLY CURRENT PER AMPLIFIER SUPPLY CURRENT

vs vs
FREE-AIR TEMPERATURE SUPPLY VOLTAGE
2.0 2.0
VCC = 15 V
1.8 TA = 25C
No Signal 1.8
No Signal
No Load
1.6 1.6 No Load
I CC Supply Current mA

I CC Supply Current mA

1.4 1.4

1.2 1.2

1.0 1.0

0.8 0.8

0.6 0.6

0.4 0.4

0.2 0.2

0 0
75 50 25 0 25 50 75 100 125 0 2 4 6 8 10 12 14 16
TA Free-Air Temperature C | VCC | Supply Voltage V

Figure 15 Figure 16

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 15

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS

INPUT BIAS CURRENT

vs VOLTAGE-FOLLOWER
FREE-AIR TEMPERATURE LARGE-SIGNAL PULSE RESPONSE
100 6
VCC = 15 V
V CC = 15 V RL = 2 k
CL = 100 pF
4 TA = 25C

Input and Output Voltages V

I IB Input Bias Current nA

10 Output
2

1 0

0.1 Input

0.01 6
50 25 0 25 50 75 100 125 0 0.5 1 1.5 2 2.5 3 3.5
TA Free-Air Temperature C t Time s

Figure 17 Figure 18

OUTPUT VOLTAGE COMMON-MODE REJECTION RATIO

vs vs
ELAPSED TIME FREE-AIR TEMPERATURE
28 89
VCC = 15 V
CMRR Common-Mode Rejection Ratio dB

24 RL = 10 k
88
20
VO Output Voltage mV

87
16
VCC = 15 V
RL = 2 k
12 CL = 100 pF 86
TA = 25C
8 See Figure 1
85
4

84
0

4 83
0 0.2 0.4 0.6 0.8 1.0 1.2 75 50 25 0 25 50 75 100 125
t Elapsed Time s TA Free-Air Temperature C

Figure 19 Figure 20

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

16 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE TOTAL HARMONIC DISTORTION

vs vs
FREQUENCY FREQUENCY
50 1
VCC = 15 V VCC = 15 V
Vn Equilvalent Input Noise Voltage nV/ Hz

AVD = 10 AVD = 1
0.4
RS = 20 VI(RMS) = 6 V

THD Total Harmonic Distortion %

40 TA = 25C TA = 25C

0.1
30
0.04

20
0.01

10 0.004

0 0.001
10 40 100 400 1 k 4 k 10 k 40 k 100 k 10 400 1k 4k 10 k 40 k 100 k
f Frequency Hz f Frequency Hz

Figure 21 Figure 22
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

RF = 100 k
VCC +

15 V
3.3 k R1 R2 TL081
Output +
Input Output
TL081 C3 VCC
CF = 3.3 F
+
1 k
15 V
R3 R1 = R2 = 2(R3) = 1.5 M
3.3 k C1 C2
C1 = C2 = C3 = 110 pF
9.1 k 2
1 1
f= fo = = 1 kHz
2 RF CF 2 R1 C1

Figure 23 Figure 24

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 17

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

APPLICATION INFORMATION

VCC +
1 M

TL084 Output A
VCC + +
+
1 F TL084
VCC +
Input

TL084 Output B
100 k 100 k +
VCC +
100 k
VCC +
100 F 100 k

TL084 Output C
+

Figure 25. Audio-Distribution Amplifier

6 sin t 1N4148
15 V
18 pF 18 k
1 k (see Note A)
18 pF

VCC +

VCC+
1/2 88.4 k
TL082 1/2
6 cos t
+
88.4 k TL082
VCC +
18 pF VCC 1 k

15 V
1N4148 18 k
88.4 k (see Note A)

NOTE A: These resistor values may be adjusted for a symmetrical output.

Figure 26. 100-KHz Quadrature Oscillator

18 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

APPLICATION INFORMATION

16 k 16 k
220 pF 220 pF

43 k 30 k 43 k 30 k

43 k VCC + VCC +
220 pF VCC + 220 pF VCC +
Input
43 k

43 k
1/4 43 k 1/4
TL084 1/4 TL084 1/4 Output
+ +
TL084 TL084 B
+ +
1.5 k VCC 1.5 k VCC
VCC VCC

Output A
Output A Output B

2 kHz/div 2 kHz/div
Second-Order Bandpass Filter Cascaded Bandpass Filter
fo = 100 kHz, Q = 30, GAIN = 4 fo = 100 kHz, Q = 69, GAIN = 16

Figure 27. Positive-Feedback Bandpass Filter

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 19

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN

0.050 (1,27)

0.020 (0,51)
0.010 (0,25) M
0.014 (0,35)
14 8

0.008 (0,20) NOM

0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane

0.010 (0,25)
1 7
0 8
0.044 (1,12)
A 0.016 (0,40)

Seating Plane

0.010 (0,25) 0.004 (0,10)

0.069 (1,75) MAX
0.004 (0,10)

PINS **
8 14 16
DIM

0.197 0.344 0.394

A MAX
(5,00) (8,75) (10,00)

0.189 0.337 0.386

A MIN
(4,80) (8,55) (9,80)
4040047 / D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012

20 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN

NO. OF A B
18 17 16 15 14 13 12
TERMINALS
** MIN MAX MIN MAX

0.342 0.358 0.307 0.358

19 11 20
(8,69) (9,09) (7,80) (9,09)
20 10 0.442 0.458 0.406 0.458
28
(11,23) (11,63) (10,31) (11,63)
21 9
B SQ 0.640 0.660 0.495 0.560
22 8 44
(16,26) (16,76) (12,58) (14,22)
A SQ
23 7 0.739 0.761 0.495 0.560
52
(18,78) (19,32) (12,58) (14,22)
24 6
0.938 0.962 0.850 0.858
68
(23,83) (24,43) (21,6) (21,8)
25 5
1.141 1.165 1.047 1.063
84
(28,99) (29,59) (26,6) (27,0)
26 27 28 1 2 3 4

0.020 (0,51) 0.080 (2,03)

0.010 (0,25) 0.064 (1,63)

0.020 (0,51)
0.010 (0,25)

0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)

0.028 (0,71) 0.045 (1,14)

0.022 (0,54) 0.035 (0,89)
0.050 (1,27)

4040140 / D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 21

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
J (R-GDIP-T**) CERAMIC DUAL-IN-LINE PACKAGE
14 PIN SHOWN

PINS **
14 16 18 20
DIM

0.310 0.310 0.310 0.310

A MAX
(7,87) (7,87) (7,87) (7,87)
B
0.290 0.290 0.290 0.290
14 8 A MIN
(7,37) (7,37) (7,37) (7,37)

0.785 0.785 0.910 0.975

B MAX
(19,94) (19,94) (23,10) (24,77)
C
0.755 0.755 0.930
B MIN
(19,18) (19,18) (23,62)

0.300 0.300 0.300 0.300

C MAX
1 7 (7,62) (7,62) (7,62) (7,62)
0.065 (1,65)
0.245 0.245 0.245 0.245
0.045 (1,14) C MIN
(6,22) (6,22) (6,22) (6,22)

0.100 (2,54)
0.020 (0,51) MIN A
0.070 (1,78)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.100 (2,54)
015
0.023 (0,58)
0.015 (0,38) 0.014 (0,36)
0.008 (0,20)

4040083/D 08/98

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.

22 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE PACKAGE

0.400 (10,20)
0.355 (9,00)

8 5

0.280 (7,11)
0.245 (6,22)

1 4
0.065 (1,65)
0.045 (1,14)

0.310 (7,87)
0.020 (0,51) MIN
0.290 (7,37)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.063 (1,60)
015
0.015 (0,38) 0.023 (0,58)
0.015 (0,38)
0.100 (2,54) 0.014 (0,36)
0.008 (0,20)

4040107/C 08/96

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL-STD-1835 GDIP1-T8

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 23

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE
16 PIN SHOWN

PINS **
14 16 18 20
DIM

0.775 0.775 0.920 0.975

A A MAX
(19,69) (19,69) (23.37) (24,77)

16 9 0.745 0.745 0.850 0.940

A MIN
(18,92) (18,92) (21.59) (23,88)

0.260 (6,60)
0.240 (6,10)

1 8
0.070 (1,78) MAX

0.310 (7,87)
0.035 (0,89) MAX 0.020 (0,51) MIN
0.290 (7,37)

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)
0 15

0.021 (0,53)
0.010 (0,25) M 0.010 (0,25) NOM
0.015 (0,38)

14/18 PIN ONLY

4040049/C 08/95

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

24 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
P (R-PDIP-T8) PLASTIC DUAL-IN-LINE PACKAGE

0.400 (10,60)
0.355 (9,02)

8 5

0.260 (6,60)
0.240 (6,10)

1 4

0.070 (1,78) MAX

0.310 (7,87)
0.020 (0,51) MIN
0.290 (7,37)

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54) 0 15

0.021 (0,53)
0.010 (0,25) M
0.015 (0,38) 0.010 (0,25) NOM

4040082 / B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 25

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN

0,30
0,65 0,10 M
0,19
14 8

0,15 NOM
4,50 6,60
4,30 6,20

Gage Plane

0,25
1 7
0 8
A 0,75
0,50

Seating Plane

1,20 MAX 0,15

0,10
0,05

PINS **
8 14 16 20 24 28
DIM

A MAX 3,10 5,10 5,10 6,60 7,90 9,80

A MIN 2,90 4,90 4,90 6,40 7,70 9,60

4040064 / E 08/96

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

26 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
U (S-GDFP-F10) CERAMIC DUAL FLATPACK

0.250 (6,35)
0.246 (6,10)

0.006 (0,15)
0.004 (0,10)
0.080 (2,03)
0.050 (1,27) 0.045 (1,14)
0.026 (0,66)

0.300 (7,62)
0.350 (8,89) 0.350 (8,89)
0.250 (6,35) 0.250 (6,35)
0.019 (0,48)
1 10
0.015 (0,38)

0.050 (1,27)
0.250 (6,35)

5 6
0.025 (0,64)
0.005 (0,13)
1.000 (25,40)
0.750 (19,05)

4040179 / B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

POST OFFICE BOX 655303 DALLAS, TEXAS 75265 27

TL081, TL081A, TL081B, TL082, TL082A, TL082B
TL082Y, TL084, TL084A, TL084B, TL084Y
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS081E FEBRUARY 1977 REVISED FEBRUARY 1999

MECHANICAL DATA
W (R-GDFP-F14) CERAMIC DUAL FLATPACK

Base and Seating Plane

0.260 (6,60)
0.235 (5,97)

0.007 (0,18)
0.004 (0,10)
0.080 (2,03)
0.045 (1,14) 0.045 (1,14)
0.026 (0,66)
0.280 (7,11)
0.360 (9,14) 0.255 (6,48) 0.360 (9,14)
0.240 (6,10) 0.240 (6,10)
1 14 0.019 (0,48)
0.015 (0,38)

0.050 (1,27)

0.390 (9,91)
0.335 (8,51)

0.025 (0,64)
0.015 (0,38)

7 8

1.000 (25,40)
0.735 (18,67)

4040180-2 / B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

28 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

 IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TIs standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (CRITICAL
APPLICATIONS). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMERS RISK.

In order to minimize risks associated with the customers applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TIs publication of information regarding any third
partys products or services does not constitute TIs approval, warranty or endorsement thereof.

Copyright 1999, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.