Professional Documents
Culture Documents
KEE97013
THEORY
Figure 1
The circuit is shown in Figure 1. Let the applied voltage be given by the
equation
v = Vm sin wt
v = iR
Vm
Vm sin wt = iR; i= sin wt
R
i = Im sin wt
1
TEO TIT BIN
KEE97013
The alternating voltage and current are in phase with each other as shown
in Figure 2.
Figure 2
Figure 3
2
TEO TIT BIN
KEE97013
di
v = L dt
v = Vm sin wt
di Vm
Vm sin wt = L dt \ di = sin wt dt
L
Vm
L
i sin wt dt
V
m cos wt
wL
V
m cos wt
wL
V
m sin wt
wL 2
V
m sin wt
XL 2
Hence i = Im sin (wt - 2
)
The current lags behind the applied voltage by a quarter cycle (Figure 4)
or the phase difference between the two is 2
with voltage leading.
Vm Vm
It is seen that Im = wL X
L
3
TEO TIT BIN
KEE97013
Figure 4
Figure 5
4
TEO TIT BIN
KEE97013
dq d
i CVm sin wt wCVm cos wt
dt dt
Vm Vm
i cos wt sin wt
1 / wC 1 / wC 2
Vm V
Im m
1 / wC X C
\ i I m sin wt
2
1
The denominator XC = is known as capacitive reactance and is in
wC
ohm if C is in farad and w in radian/second.
The current in a pure capacitor leads its voltage by a quarter cycle as
shown in Figure 6 or phase difference between its voltage and current is
2
with the current leading.
Figure 6
5
TEO TIT BIN
KEE97013
Figure 7
Vab
Zab = = Z1 + Z2 +.....+ Zn
I
6
TEO TIT BIN
KEE97013
1 1 1 1
.....
Z ab Z1 Z 2 Zn
Figure 8
I = I1 + I2 +.....+ In
V V V V
.....
Z ab Z1 Z 2 Zn
1 1 1 1
.....
Z ab Z1 Z 2 Zn
7
TEO TIT BIN
KEE97013
EXPERIMENT
OBJECTIVES
To understand and explain the operating principles of RCL series and
parallel connections in a.c. circuits.
EQUIPMENT
8
TEO TIT BIN
KEE97013
PROCEDURE
9
TEO TIT BIN
KEE97013
RESULTS
1.
Ue (V) U1 (V) U2 (V) U3 (V) I (mA)
1 R1 4.24 - - 4.24 28.3
2 C1, R1 4.24 - 3.08 2.88 19.2
3 L1, R1 4.24 3.02 - 2.08 13.9
4 Li, C1, R1 4.24 4.11 3.03 2.80 18.7
Table 1
2. XL = 2fL
= 2(1´103)(33´10-3)
= 207.3 W
1
XC = 2fC
1
= 2 (1 ´ 10 )(1 ´ 10 6 )
3
= 159.2 W
3. From row 3:
U1
XL =
I
3.02
=
13.9 ´ 10 3
= 217.3 W
From row 2:
U2
XC =
I
3.08
=
19.2 ´ 10 3
= 160.4 W
From row 4:
10
TEO TIT BIN
KEE97013
U1
XL =
I
411
.
=
18.7 ´ 10 3
= 219.8 W
U2
XC =
I
3.03
=
18.7 ´ 10 3
= 162.0 W
217.3 219.8
XL (average) =
2
= 218.55 W
160.4 162.0
XC (average) =
2
= 161.2 W
4. Utotal1 = 4.24 V
Utotal2 = 3.08 + 2.88 = 5.96 V
Utotal3 = 3.02 + 2.08 = 5.10 V
Utotal4 = 4.11 + 3.03 + 2.80 = 9.94 V
11
TEO TIT BIN
KEE97013
Utotal1 = 4.24 V
= 3.00 V
7. Theoretically,
Impedance Z = R 2 ( X L X C ) 2
= 150 (207.3 159.2)
2 2
= 157.5 W
Ue
Impedance Z =
I
4.24
=
18.7 ´ 10 3
= 226.7 W
12
TEO TIT BIN
KEE97013
13
TEO TIT BIN
KEE97013
PROCEDURE
14
TEO TIT BIN
KEE97013
RESULTS
1.
Circuit IR2 IL2 IC2 Itotal U4 (V) U5
Combinations (mA) (mA) (mA) (mA) (mV)
1 R2 0.36 - - 0.36 4.28 3.6
2 L2 - 19.42 - 19.60 4.22 196.0
3 C2 - - 27.2 27.00 4.28 270.0
4 R 2 , C2 0.36 - 27.0 27.00 4.28 270.0
5 R2, L2 0.36 19.40 - 19.70 4.20 1197
6 L2, C2 - 19.42 26.8 10.57 4.21 105.7
7 L2, C2, R2 0.36 19.40 26.8 10.78 4.20 107.8
Table 2
2. XL = 2fL
= 2(1´103)(33´10-3)
= 207.3 W
1
XC = 2fC
1
= 2 (1 ´ 10 3 )(1 ´ 10 6 )
= 159.2 W
U4
3. XL = I
L2
4.22
=
19.42 ´ 10 3
= 217.3 W
U4
XC = I
C2
4.28
=
27.2 ´ 10 3
= 157.4 W
15
TEO TIT BIN
KEE97013
16
TEO TIT BIN
KEE97013
7. Combination 4:
U 4.28
Impedance Z = I 27.00 ´ 10 3 158.5W
4
total
Combination 5:
U 4.20
Impedance Z = I 19.70 ´ 10 3 213.2W
4
total
Combination 6:
U 4.21
Impedance Z = I 10.57 ´ 10 3 398.3W
4
total
Combination 7:
U 4.20
Impedance Z = I 10.78 ´ 10 3 389.6W
4
total
17
TEO TIT BIN
KEE97013
REFERENCES
18