You are on page 1of 7

Homework (Solution)

Chapter 9B: General Synchronous Sequential Circuits (GSSCs): Functional


Behaviour, Analysis and Synthesis

Question 1

clk

present-state A D C B B C C

1/1

Question 2

1
Question 3

Moore models.

Question 4
(a)

(b)

(c)

2
Question 5

Question 6
DIY

Question 7
The circuit analysis,
J1 = xy2, K1 = x’
J2 = x, K2 = x’ + y1’
z = xy1y2

Applying characteristic equation to obtain the next-state functions:


(Note the above logic equations are not next-state function. They are inputs to the
flip-flops. Next-state logic function can be obtain from the characteristic equations)
Y1 = J1y1’ + K1’y1
= xy1’y2 + xy1

Y2 = J2y2’ + K2’y2
= xy2’ + xy1y2

3
If we draw the K-maps for J1K1 and J2K2 as in the previous question, then we don’t
need to use the characteristic equation.

y1y2\x 0 1 0 1 0 1 0 1
00 0 0 0 1 0 0 00/0 01/0
01 0 1 0 0 0 0 00/0 10/0
11 0 1 0 1 0 1 00/0 11/1
10 0 1 0 1 0 0 00/0 11/0
Y1 Y2 z Y1Y2/z

Question 8
From the figure, z = J = K = x  y

PS,y \Input, x 0 1 0 1 0 1
0 0 1 00 11 0/0 1/1
1 1 0 11 00 0/1 1/0
z JK Y/z

Since at start, z = 1 when x = 0, from the encoded state table, the initial state must
be y =1.

4
Question 9

5
Question 10
(a) Mealy type

(b) When Start = 1, Q[2:0] = 001

(c)
D2 = wQ0’
T1 = wQ2’ + Q1Q0’
J0 = w’ K0 = w
Z = wQ2

(d)
Present Next State (Q[2:0]*) / Output (Z)
State W=0 W=1
(Q[2:0]) D2 T1 J0K0 D2 T1 J0K0
000 0 0 10 1 1 01
001 0 0 10 0 1 01
010 0 1 10 1 1 01
011 0 0 10 0 1 01
100 0 0 10 1 0 01
101 0 0 10 0 0 01
110 0 1 10 1 1 01
111 0 0 10 0 0 01

Present Next State (Q[2:0]*) / Output (Z)


State W=0 W=1
(Q[2:0])
000 001/0 110/0
001 001/0 010/0
010 001/0 100/0
011 011/0 000/0
100 001/0 100/1
101 001/0 000/1
110 001/0 100/1
111 011/0 010/1
Encoded state table

Present Next State (Q[2:0]*) / Output (Z)


State W=0 W=1
(Q[2:0])
A B/0 G/0
B B/0 C/0
C B/0 E/0
D D/0 A/0
E B/0 E/1
F B/0 A/1
G B/0 E/1

6
H D/0 C/1
State table

(e) State A, D, F, G, H

(f)

Reset
w/z w/z’
w’/z’ w/z
B C E
w’/z’

w’/z’

You might also like