Questions and Answers On Input Output Organisation

Accessing I/O Devices - Computer Organization... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Accessing I/O Devices - Computer

Organization Questions and
Answers
by Manish
4-5 minutes
This set of Computer Organization and Architecture Multiple

Choice Questions & Answers (MCQs) focuses on
“Accessing I/O Devices”.
1. In memory-mapped I/O ____________

a) The I/O devices and the memory share the same
address space
b) The I/O devices have a seperate address space
c) The memory and I/O devices have an associated
address space
d) A part of the memory is specifically set aside for the I/O
operation
View Answer
Answer: a
Explanation: Its the different modes of accessing the i/o
devices.
2. The usual BUS structure used to connect the I/O devices

is
1 of 5 3/19/18, 1:52 PM
a) Star BUS structure

b) Multiple BUS structure
c) Single BUS structure
d) Node to Node BUS structure
View Answer
Answer: c
Explanation: BUS is a collection of address,control and data
lines used to connect the various devices of the computer.
3. In intel’s IA-32 architecture there is a seperate 16 bit

address space for the I/O devices?
a) False
b) True
View Answer
Answer: b
Explanation: This type of accessing is called as I/O mapped
devices.
4. The advantage of I/O mapped devices to memory

mapped is
a) The former offers faster transfer of data
b) The devices connected using I/O mapping have a bigger
buffer space
c) The devices have to deal with fewer address lines
d) No advantage as such
View Answer
Answer: c
Explanation: Since the I/O mapped devices have a
seperate address space the address lines are limited by
amount of the space allocated.
2 of 5 3/19/18, 1:52 PM
5. The system is notified of a read or write operation by

a) Appending an extra bit of the address
b) Enabling the read or write bits of the devices
c) Raising an appropriate interrupt signal
d) Sending a special signal along the BUS
View Answer
Answer: d
Explanation: It is necessary for the processor to send a
signal intimating the request as either read or write.
6. To overcome the lag in the operating speeds of the I/O

device and the processor we use
a) BUffer spaces
b) Status flags
c) Interrupt signals
d) Exceptions
View Answer
Answer: b
Explanattion: The processor operating is much faster than
that of the I/O devices , so by using the status flags the
processor need not wait till the I/O operation is done. It can
continue with its work until the status flag is set.
7. The method of accessing the I/O devices by repeatedly

checking the status flags is
a) Program-controlled I/O
b) Memory-mapped I/O
c) I/O mapped
d) None of the mentioned
View Answer
3 of 5 3/19/18, 1:52 PM
Answer: a
Explanation: In this method the processor constantly
checks the status flags , and when it finds that the flag is
set it performs the appropriate operation.
8. The method of synchronising the processor with the I/O

device in which the device sends a signal when it is ready is
a) Exceptions
b) Signal handling
c) Interrupts
d) DMA
View Answer
Answer: c
Explanation: This is a method of accessing the I/O devices
which gives the complete power to the devices, enabling
them to intimate the processor when they’re ready for
transfer.
9. The method which offers higher speeds of I/O transfers is

a) Interrupts
b) Memory mapping
c) Program-controlled I/O
d) DMA
View Answer
Answer: d
Explanation: In DMA the I/O devices are directly allowed to
interact with the memory with out the intervention of the
processor and the transfres take place in the form of blocks
increasing the speed of operaion.
10. The process where in the processor constantly checks
4 of 5 3/19/18, 1:52 PM
the status flags is called as

a) Polling
b) Inspection
c) Reviewing
d) Echoing
View Answer
Answer: a
Explanation: None.
Sanfoundry Global Education & Learning Series –

Computer Organization and Architecture.
5 of 5 3/19/18, 1:52 PM
Interrupts - Computer Organization Questions a... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Interrupts - Computer
Answers
by Manish
5-6 minutes

“Interrupts”.
1. The interrupt-request line is a part of the

a) Data line
b) Control line
c) Address line
View Answer
Answer: b
Explanation: The Interrupt-request line is a control line
along which the device is allowed to send the interrupt
signal.
2. The return address from the interrupt-service routine is

stored on the
a) System heap
b) Processor register
1 of 7 3/19/18, 1:53 PM
c) Processor stack
d) Memory
View Answer
Answer: c
Explanation: The Processor after servicing the interrupts as
to load the address of the previous process and this
address is stored in the stack.
3. The signal sent to the device from the processor to the

device after recieving an interrupt is
a) Interrupt-acknowledge
b) Return signal
c) Service signal
d) Permission signal
View Answer
Answer: a
Explanation: The Processor upon recieving the interrupt
should let the device know that its request is received.
4. When the process is returned after an interrupt service

______ should be loaded again.
i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses
a) i,iv
b) ii,iii and iv
c) iii,iv
d) i,ii
View Answer
2 of 7 3/19/18, 1:53 PM
Answer: d
Explanation: None.
5. The time between the recieval of an interrupt and its

service is ______
a) Interrupt delay
b) Interrupt latency
c) Cycle time
d) Switching time
View Answer
Answer: b
Explanation: The delay in servicing of an interrupt happens
due to the time taken for contect switch to take place.
6. Interrupts form an important part of _____ systems.

a) Batch processing
b) Multitasking
c) Real-time processing
d) Multi-user
View Answer
Answer: c
Explanation: This forms an imporatant part of the Real time
system since if a process arrives with greater priority then it
raises an interrupt and the other process is stopped and the
interrupt will be serviced.
7. A single Interrupt line can be used to service n different

devices?
a) True
b) False
View Answer
3 of 7 3/19/18, 1:53 PM
Answer: a
Explanation: None
8. ______ type circuits are generally used for interrupt

service lines
i) open-collector
ii) open-drain
iii) XOR
iv) XNOR
a) i,ii
b) ii
c) ii,iii
d) ii,iv
View Answer
Answer: a
Explanation: None
9. The resistor which is attached to the service line is called

_____
a) Push-down resistor
b) Pull-up resistor
c) Break down resistor
d) Line resistor
View Answer
Answer: b
Explanation: This resistor is used to pull up the voltage of
the interrupt service line.
10. An interrupt that can be temporarily ignored is

a) Vectored interrupt
b) Non-maskable interrupt
4 of 7 3/19/18, 1:53 PM
c) Maskable interrupt
d) High priority interrupt
View Answer
Answer: c
Explanation: The maskable interrupts are usually low
priority interrupts which can be ignored if an higher priority
process is being executed.
11. The 8085 microprocessor respond to the presence of

an interrupt
a) As soon as the trap pin becomes ‘LOW’
b) By checking the trap pin for ‘high’ status at the end of
each instruction fetch
c) By checking the trap pin for ‘high’ status at the end of
execution of each instruction
d) By checking the trap pin for ‘high’ status at regular
intervals
View Answer
Answer: c
Explanation: The 8085 microprocessor are designed to
complete the execution of the current instruction and then
to service the interrupts.
12. CPU as two modes privileged and non-privileged. In

order to change the mode from privileged to non-privileged
a) A hardware interrupt is needed
b) A software interrupt is needed
c) Either hardware or software interrupt is needed
d) A non-privileged instruction (which does not generate an
interrupt)is needed
5 of 7 3/19/18, 1:53 PM
View Answer
Answer: b
Explanation: A software interrupt by some program which
needs some cPU service, at that time the two modes can
be interchanged.
13. Which interrupt is unmaskable?

a) RST 5.5
b) RST 7.5
c) TRAP
d) Both RST 5.5 and 7.5
View Answer
Answer: c
Explanation: The trap is a non-maskable interrupt as it
deals with the on going process in the processor. THe trap
is initiated by the process being executed due to lack of
data required for its completion.Hence trap is unmaskable.
14. From amongst the following given scenarios determine

the right one to justify interrupt mode of data transfer
i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs
a) i and ii
b) ii
c) i,ii and iv
d) iv
View Answer
Answer: d
6 of 7 3/19/18, 1:53 PM
Explanation: None.
15. How can the processor ignore other interrupts when it is

servicing one
a) By turning off the interrupt request line
b) By disabling the devices from sending the interrupts
c) BY using edge-triggered request lines
d) All of the mentioned
View Answer
Answer: d
Explanation: None.

7 of 7 3/19/18, 1:53 PM
Basic Computer Organization Questions and A... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Basic Computer Organization

Questions and Answers
by staff10
5-6 minutes
This set of Basic Computer Organization Questions and

Answers focuses on “Interrupts – 2”.
1. When dealing with multiple device interrupts, which

mechanism is easy to implement?
a) Polling method
b) Vectored interrupts
c) Interrupt nesting
View Answer
Answer: a
Explanation: In this method the processor checks the IRQ
bits of all the devices, which ever is enabled first that device
is serviced.
2. The interrupt servicing mechanism in which the

requesting device identifies itself to the processor to be
serviced is ___________
a) Polling
b) Vectored interrupts
1 of 7 3/19/18, 1:53 PM
c) Interrupt nesting
d) Simultaneous requesting
View Answer
Answer: b
Explanation: None.
3. In vectored interrupts, how does the device identify itself

to the processor?
a) By sending its device id
b) By sending the machine code for the interrupt service
routine
c) By sending the starting address of the service routine
View Answer
Answer: c
Explanation: By sending the starting address of the routine
the device ids the routine required and thereby identifying
itself.
4. The code sent by the device in vectored interrupt is

_____ long.
a) upto 16 bits
b) upto 32 bits
c) upto 24 bits
d) 4-8 bits
View Answer
Answer: d
Explanation: None.
5. The starting address sent by the device in vectored
2 of 7 3/19/18, 1:53 PM
interrupt is called as __________

a) Location id
b) Interrupt vector
c) Service location
d) Service id
View Answer
Answer: b
Explanation: None.
6. The processor indicates to the devices that it is ready to

recieve interrupts ________
a) By enabling the interrupt request line
b) By enabling the IRQ bits
c) By activating the interrupt acknowledge line
View Answer
Answer: c
Explanation: When the processor activates the
acknowledge line the devices send their interrupts to the
processor.
7. We describe a protocol of input device communication

below:
i) Each device has a distinct address.
ii) The BUS controller scans each device in sequence of
increasing address value to determine if the entity wishes to
communicate
iii) The device ready to communicate leaves its data in the
I/O register
iv) The data is picked up and the controller moves to the
3 of 7 3/19/18, 1:53 PM
step a
Identify the form of communication best describes the I/O
mode amongst the following:
a) Programmed mode of data transfer
b) DMA
c) Interrupt mode
d) Polling
View Answer
Answer: d
Explanation: In polling the processor checks each of the
device if they wish to perform data transfer and if they do it
performs the particular operation.
8. Which one of the following is true with regard to a CPU

having a single interrupt request line and single interrupt
grant line?
i) Neither vectored nor multiple interrupting devices is
possible.
ii) Vectored interrupts is not possible but multiple
interrupting devices is possible.
iii) Vectored interrupts is possible and multiple interrupting
devices is not possible.
iv) Both vectored and multiple interrupting devices is
possible.
a) iii
b) i,iv
c) ii,iii
d) iii,iv
View Answer
4 of 7 3/19/18, 1:53 PM
Answer: a
Explanation: None.
9. Which table handle stores the addresses of the interrupt

handling sub-routines?
a) Interrupt-vector table
b) Vector table
c) Symbol link table
View Answer
Answer: a
Explanation: None.
10. _________ method is used to establish priority by

serially connecting all devices that request an interrupt.
a) Vectored-interrupting
b) Daisy chain
c) Priority
d) Polling
View Answer
Answer: b
Explanation: In Daisy chain mechanism, all the devices are
connected using a single request line and they’re serviced
based on the interrupting device’s priority.
11. In daisy chaining device 0 will pass the signal only if it

has _______
a) Interrupt request
b) No interrupt request
c) Both No interrupt and Interrupt request
5 of 7 3/19/18, 1:53 PM
View Answer
Answer: b
Explanation: In daisy chaining since there is only one
request line and only one acknowledge line, the
acknowledge signal passes from device to device until the
one with the interrupt is found.
12. ______ interrupt method uses register whose bits are

set seperately by interrupt signal for each device.
a) Parallel priority interrupt
b) Serial priority interrupt
c) Daisy chaining
View Answer
Answer: a
Explanation: None.
13. ____ register is used for the purpose of controlling the

status of each interrupt request in parallel priority interrupt.
a) Mass
b) Mark
c) Make
d) Mask
View Answer
Answer: d
Explanation: None.
14. The anded output of the bits of the interrupt register and
the mask register are set as input of:
a) Priority decoder
6 of 7 3/19/18, 1:53 PM
b) Priority encoder
c) Process id encoder
d) Multiplexer
View Answer
Answer: b
Explanation: In a parallel priority system, the priority of the
device is obtained by anding the contents of the interrupt
register and the mask register.
15. Interrupts initiated by an instruction is called as

_______
a) Internal
b) External
c) Hardware
d) Software
View Answer
Answer: b
Explanation: None.

7 of 7 3/19/18, 1:53 PM
Exceptions - Computer Organization Questions ... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Exceptions - Computer
Answers
by Manish
4-5 minutes

“Exceptions”.
1. If during the execution of an instruction an exception is

raised then
a) The instruction is executed and the exception is handled
b) The instruction is halted and the exception is handled
c) The processor completes the execution and saves the
data and then handle the exception
View Answer
Answer: b
Explanation: Since the interrupt was raised during the
exevution of the instruction, the instruction cannot be
executed and the exception is servied immediately.
2. _____ is/are types of exceptions.

a) Trap
1 of 5 3/19/18, 1:53 PM
b) Interrupt
c) System calls
View Answer
Answer: d
Explanation: None.
3. The program used to find out errors is called

a) Debugger
b) Compiler
c) Assembler
d) Scanner
View Answer
Answer: a
Explanation: Debugger is a program used to detect and
correct errors in the program.
4. The two facilities provided by the debugger is

a) Trace points
b) Break points
c) Compile
d) Both Trace and Break points
View Answer
Answer: d
Explanation: The debugger provides us with the two
facilities to improve the checking of errors.
5. In trace mode of operation is ________

a) The program is interrupted after each detection
b) The program will not be stopped and the errors are
2 of 5 3/19/18, 1:53 PM
sorted out after the complete program is scanned

c) There is no effect on the program, i.e the program is
executed without rectification of errors
d) The program is alted only at specific points
View Answer
Answer: a
Explanation: In trace mode the program is checked line by
line and if errors are detected then exceptions are raised
right away.
6. In Breakpoint mode of operation

a) The program is interrupted after each detection
b) The program will not be stopped and the errors are
sorted out after the complete program is scanned
c) There is no effect on the program, i.e the program is
executed without rectification of errors
d) The program is alted only at specific points
View Answer
Answer: d
Explanation: The Breakpoint mode of operation allows the
program to be alted at only specific locations.
7. The different modes of operation of a computer is

a) User and System mode
b) User and Supervisor mode
c) Supervisor and Trace mode
d) Supervisor, User and Trace mode
View Answer
Answer: b
Explanation: The user programs are in the user mode and
3 of 5 3/19/18, 1:53 PM
the system crucial programs are in the supervisor mode.
8. The instructions which can be run only supervisor mode

are
a) Non-privileged instructions
b) System instructions
c) Privileged instructions
d) Exception instructions
View Answer
Answer: c
Explanation: These instructions are those which can are
crucial for the systems performance and hence cannot be
adultered by user programs, so is run only in supervisor
mode.
9. A privilege exception is raised

a) When a process tries to change the mode of the system
b) When a process tries to change the piority level of the
other processes
c) When a process tries to access the memory allocated to
other user
View Answer
Answer: d
Explanation: None.
10. How is a privilege exception dealt with?

a) The program is alted and the system switches into
supervisor mode and restarts the program execution
b) The Program is stopped and removed from the queue
c) The system switches the mode and starts the execution
4 of 5 3/19/18, 1:53 PM
of a new process
d) The system switches mode and runs the debugger
View Answer
Answer: a
Explanation: None.

5 of 5 3/19/18, 1:53 PM
Direct Memory Access - Computer Organizatio... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Direct Memory Access - Computer

Answers
by Manish
4-5 minutes

Choice Questions & Answers (MCQs) focuses on “Direct
Memory Access”.
1. The DMA differs from the interrupt mode by

a) The involvement of the processor for the operation
b) The method accessing the I/O devices
c) The amount of data transfer possible
View Answer
Answer: d
Explanation: DMA is an approcah of performing data
transfers in bulk between memory and the external device
without the intervention of the processor.
2. The DMA transfers are performed by a control circuit

called as
a) Device interface
b) DMA controller
1 of 6 3/19/18, 1:54 PM
c) Data controller
d) Overlooker
View Answer
Answer: b
Explanation: The Controller performs the functions that
would normally be carried out by the processor.
3. In DMA transfers, the required signals and addresses are

given by the
a) Processor
b) Device drivers
c) DMA controllers
d) The program itself
View Answer
Answer: c
Explanation: The DMA controller acts like a processor for
DMA transfers and overlooks the entire process.
4. After the complition of the DMA transfer the processor is

notified by
a) Acknowledge signal
b) Interrupt signal
c) WMFC signal
View Answer
Answer: b
Explanation: The controller raises an interrupt signal to
notify the processor that the transfer was complete.
5. The DMA controller has _______ registers
2 of 6 3/19/18, 1:54 PM
a) 4
b) 2
c) 3
d) 1
View Answer
Answer: c
Explanation: The Controller uses the registers to store the
starting address,word count and the status of the operation.
6. When the R/W bit of the status register of the DMA

controller is set to 1.
a) Read operation is performed
b) Write operation is performed
c) Read & Write operation is performed
View Answer
Answer: a
Explanation: None.
7. The controller is connected to the ____

a) Processor BUS
b) System BUS
c) External BUS
View Answer
Answer: b
Explanation: The controller is directly connected to the
system BUS to provide faster transfer of data.
8. Can a single DMA controller perform operations on two
3 of 6 3/19/18, 1:54 PM
different disks simulteneously?

a) True
b) False
View Answer
Answer: a
Explanation: The DMA controller can perform operations on
two different disks if the appropriate details are known.
9. The techinique whereby the DMA controller steals the

access cycles of the processor to operate is called
a) Fast conning
b) Memory Con
c) Cycle stealing
d) Memory stealing
View Answer
Answer: c
Explanation: The controller takes over the processor’s
access cycles and performs memory operations.
10. The technique where the controller is given complete

access to main memory is
a) Cycle stealing
b) Memory stealing
c) Memory Con
d) Burst mode
View Answer
Answer: d
Explanation: The controller is given full control of the
memory access cycles and can transfer blocks at a faster
rate.
4 of 6 3/19/18, 1:54 PM
11. The controller uses _____ to help with the transfers

when handling network interfaces.
a) Input Buffer storage
b) Signal echancers
c) Bridge circuits
View Answer
Answer: a
Explanation: The controller stores the data to transfered in
the buffer and then transfers it.
12. To overcome the conflict over the possession of the

BUS we use ______
a) Optimizers
b) BUS arbitrators
c) Multiple BUS structure
View Answer
Answer: b
Explanation: The BUS arbitrator is used overcome the
contention over the BUS possession.
13. The registers of the controller are ______

a) 64 bits
b) 24 bits
c) 32 bits
d) 16 bits
View Answer
Answer: c
Explanation: None.
5 of 6 3/19/18, 1:54 PM
14. When process requests for a DMA transfer

a) Then the process is temporarily suspended
b) The process continues execution
c) Another process gets executed
d) process is temporarily suspended & Another process
gets executed
View Answer
Answer: d
Explanation: The process requesting the transfer is paused
and the operation is performed , meanwhile another
process is run on the processor.
15. The DMA transfer is initiated by _____

a) Processor
b) The process being executed
c) I/O devices
d) OS
View Answer
Answer: c
Explanation: The transfer can only be initiated by instruction
of a program being executed.

6 of 6 3/19/18, 1:54 PM
Bus Arbitration - Computer Organization Questi... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Bus Arbitration - Computer

Answers
by Manish
4-5 minutes

Choice Questions & Answers (MCQs) focuses on “Bus
Arbitration”.
1. To resolve the clash over the access of the system BUS

we use ______
a) Multiple BUS
b) BUS arbitrator
c) Priority access
View Answer
Answer: b
Explanation: The BUS arbitrator is used to allow a device to
access the BUS based on certain parameters.
2. The device which is allowed to initiate data transfers on

the BUS at any time is called _____
a) BUS master
b) Processor
1 of 6 3/19/18, 1:54 PM
c) BUS arbitrator
d) Controller
View Answer
Answer: a
Explanation: The device which is currently accessing the
BUS is called as the BUS master.
3. ______ BUS arbitration appproach uses the involvement

of the processor
a) Centralised arbitration
b) Distributed arbitration
c) Random arbitration
View Answer
Answer: a
Explanation: In this approach the processor takes into
account the various parameters and assigns the BUS to
that device.
4. The circuit used for the request line is a _________

a) Open-collector
b) EX-OR circuit
c) Open-drain
d) Nand circuit
View Answer
Answer: c
Explanation: None.
5. The Centralised BUS arbitration is similar to ______

interrupt circuit
2 of 6 3/19/18, 1:54 PM
a) Priority
b) Parallel
c) Single
d) Daisy chain
View Answer
Answer: d
Explanation: None.
6. When the processor recieves the request from a device,

it responds by sending _____
a) Acknowledge signal
b) BUS grant signal
c) Response signal
View Answer
Answer: b
Explanation: The Grant signal is passed from one device till
the other until the device that has requested is found.
7. In Centralised Arbitration ______ is/are is the BUS

master
a) Processor
b) DMA controller
c) Device
d) Both Processor and DMA controller
View Answer
Answer: d
Explanation: The BUS master is the one that decides which
will get the BUS.
3 of 6 3/19/18, 1:54 PM
8. Once the BUS is granted to a device ___________

a) It activates the BUS busy line
b) Performs the required operation
c) Raises an interrupt
View Answer
Answer: a
Explanation: The BUS busy activated indicates that the
BUS is already allocated to a device and is being used.
9. The BUS busy line is made of ________

a) Open-drain circuit
b) Open-collector circuit
c) EX-Or circuit
d) Nor circuit
View Answer
Answer: b
Explanation: None.
10. After the device completes its operation _____ assumes

the control of the BUS.
a) Another device
b) Processor
c) Controller
View Answer
Answer: b
Explanation: After the device completes the operation it
releases the BUS and the processor takes over it.
4 of 6 3/19/18, 1:54 PM
11. The BUS busy line is used

a) To indicate the processor is busy
b) To indicate that the BUS master is busy
c) To indiacate the BUS is already allocated
View Answer
Answer: c
Explanation: None.
12. Distributed arbitration makes use of ______

a) BUS master
b) Processor
c) Arbitrator
d) 4-bit ID
View Answer
Answer: d
Explanation: The device uses a 4bit ID number and based
on this the BUS is allocated.
13. In Distributed arbitration, the device requesting the BUS

______
a) Asserts the Start arbitration signal
b) Sends an interrupt signal
c) Sends an acknowledge signal
View Answer
Answer: a
Explanation: None.
14. How is a device selected in Distributed arbitration ?
5 of 6 3/19/18, 1:54 PM
a) By NANDing the signals passed on all the 4 lines

b) By ANDing the signals passed on all the 4 lines
c) By ORing the signals passed on all the 4 lines
View Answer
Answer: c
Explanation: The OR output of all the 4 lines is obtained
and the device with the larger value is assigned the BUS.
15. If two devices A and B contesting for the BUS have ID’s
5 and 6 respectively, which device gets the BUS based on
the Distributed arbitration
a) Device A
b) Device B
c) Insufficient information
View Answer
Answer: b
Explanation: The device Id’s of both the devices are passed
on the lines and since the value of B is greater after the Or
operation it gets the BUS.

6 of 6 3/19/18, 1:54 PM
Synchronous BUS - Computer Organization Que... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Synchronous BUS - Computer

Answers
by Manish
3-4 minutes

“Synchronous BUS”.
1. The primary function of the BUS is

a) To connect the various devices to the cpu
b) To provide a path for communication between the
processor and other devices
c) To facilitate data transfer between various devices
View Answer
Answer: a
Explanation: The BUS is used to allow the passage of
commands and data between cpu and devices.
2. The classification of BUSes into synchronous and

asynchronous is based on
a) The devices connected to them
b) The type of data transfer
1 of 5 3/19/18, 1:54 PM
c) The Timing of data transfers

View Answer
Answer: c
Explanation: The BUS are classified into different types for
convenience of use and depending on the device.
3. The device which starts data transfer is called

a) Master
b) Transactor
c) Distributor
d) Initiator
View Answer
Answer: d
Explanation: The device which starts the data transfer is
called as initiator.
4. The device which interacts with the initiator is

a) Slave
b) Master
c) Responder
d) Friend
View Answer
Answer: a
Explanation: The device which recieves the commands
from the initiator for data transfer.
5. In synchronous BUS, the devices get the timing signals

from
a) Timing generator in the device
2 of 5 3/19/18, 1:54 PM
b) A common clock line

c) Timing signals are not used at all
View Answer
Answer: b
Explanation: The devices recieve their timing signals from
the clock line of the BUS.
6. The delays caused in the switching of the timing signals

is due to
a) Memory access time
b) WMFC
c) Propogation delay
d) Processor delay
View Answer
Answer: c
Explanation: The time taken for the signal to reach the BUS
from the device or the circuit accounts for this delay.
7. The time for which the data is to be on the BUS is

affected by
a) Propagation delay of the circuit
b) Setup time of the device
c) Memory access time
d) Propagation delay of the circuit & Setup time of the
device
View Answer
Answer: d
Explanation: The time for which the data is held is larger
than the time taken for propogation delay and setup time.
3 of 5 3/19/18, 1:54 PM
8. The Master strobes the slave at the end of each clock

cycle in Synchronous BUS.
a) True
b) False
View Answer
Answer: a
Explanation: None.
9. Which is fed into the BUS first by the initiator..??

a) Data
b) Address
c) Commands or controls
d) Address, Commands or controls
View Answer
Answer: d
Explanation: None.
10. _____________ signal is used as an acknowledgement

signal by the slave in Multiple cycle transfers.
a) Ack signal
b) Slave ready signal
c) Master ready signal
d) Slave recieval signal
View Answer
Answer: b
Explanation: The slave once it recieves the commands and
address from the master strobes the ready line indicating to
the master that the commands are recieved.
4 of 5 3/19/18, 1:54 PM
5 of 5 3/19/18, 1:54 PM
Asynchronous BUS - Computer Organization Qu... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Asynchronous BUS - Computer

Answers
by Manish
3-4 minutes

“Asynchronous BUS”.
1. The master indicates that the address is loaded onto the

BUS,by activating _____ signal.
a) MSYN
b) SSYN
c) WMFC
d) INTR
View Answer
Answer: a
Explanation: The signal activated by the master in the
asynchronous mode of transmission is used to intimate the
slave the required data is on the BUS.
2. The devices with variable speeds are usually connected

using asynchronous BUS.
a) True
1 of 4 3/19/18, 1:54 PM
b) False
View Answer
Answer: a
Explanation: The devices with variable speeds are
connected using asynchronous BUS, as the devices share
a master-slave relationship.
3. The MSYN signal is initiated

a) Soon after the address and commands are loaded
b) Soon after the decoding of the address
c) After the slave gets the commands
View Answer
Answer: b
Explanation: This signal is activated by the master to tell the
slave that the required commands are on the BUS.
4. In IBM’s S360/370 systems _____ lines are used to

select the I/O devices.
a) SCAN in and out
b) Connect
c) Search
d) Peripheral
View Answer
Answer: a
Explanation: The signal is used to scan and connect to
input or output devices.
5. The meter in and out lines are used for

a) Monitoring the usage of devices
2 of 4 3/19/18, 1:54 PM
b) Monitoring the amount data transfered

c) Measure the CPU usage
View Answer
Answer: a
Explanation: The line is used to monitor the devices usage
for a process.
6. MRDC stands for _______

a) Memory Read Enable
b) Memory Ready Command
c) Memory Re-direct Command
View Answer
Answer: b
Explanation: The command is used to initiate a read from
memory operation.
7. The BUS that allows I/O,memory and Processor to

coexist is _______
a) Artibuted BUS
b) Processor BUS
c) Backplane BUS
d) External BUS
View Answer
Answer: c
Explanation: None.
8. The transmission on the asynchronous BUS is also

called as _____
3 of 4 3/19/18, 1:54 PM
a) Switch mode transmission

b) Variabel transfer
c) Bulk transfer
d) Hand-Shake transmission
View Answer
Answer: d
Explanation: The asynchronous transmission is termed as
Hand-Shake transfer because the master intimates the
slave after each step of the transfer.
9. Asynchronous mode of transmission is suitable for

systems with multiple peripheral devices.
a) True
b) False
View Answer
Answer: a
Explanation: This mode of transmission is suitable for
multiple device situation as it supports variable speed
transfer.
10. The asynhronous BUS mode of transmission allows for

a faster mode of data transfer.
a) True
b) False
View Answer
Answer: b
Explanation: None.

Computer Organisation and Architecture.
4 of 4 3/19/18, 1:54 PM
Interface Circuits - Computer Organization Ques... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Interface Circuits - Computer

Answers
by Manish
3-4 minutes

Choice Questions & Answers (MCQs) focuses on “Interface
Circuits”.
1. ______ serves as a intermediary between the device and

the BUSes.
a) Interface circuits
b) Device drivers
c) Buffers
View Answer
Answer: a
Explanation: The interface circuits act as an hardware
interface between the device and the software side.
2. The side of the interface circuits, that has the data path
and the control signals to transfer data between interface
and device is _____
a) BUS side
1 of 5 3/19/18, 1:54 PM
b) Port side
c) Hardwell side
d) Software side
View Answer
Answer: b
Explanation: This side connects the device to the
motherboard.
3. The interface circuits

a) Helps in installing of the software driver for the device
b) Houses the buffer that helps in data transfer
c) Helps in decoding of the address on the address BUs
View Answer
Answer: c
Explanation: Once the address is put on the BUS the
interface circuit decodes the address and uses the buffer
space to transfer data.
4. The conversion from parallel to serial data transmission

and vice versa takes place inside the interface circuits.
a) True
b) False
View Answer
Answer: a
Explanation: By doing this the interface circuits provides a
better interconnection between devices.
5. The parallel mode of communication is not suitable for

long devices because of ______
2 of 5 3/19/18, 1:54 PM
a) Timing skew
b) Memory access delay
c) Latency
View Answer
Answer: a
Explanation: None.
6. The Interface circuits generates the appropriate timing

signals required by the BUS control scheme.
a) True
b) False
View Answer
Answer: a
Explanation: The interface circuits generates the required
clock signal for the synchronous mode of transfer.
7. The status flags required for data transfer is present in

_____
a) Device
b) Device driver
c) Interface circuit
View Answer
Answer: c
Explanation: The circuit holds the flags which are required
for data transfers.
8. User programmable terminals that combine VDT

hardware with built-in microprocessor is _____
3 of 5 3/19/18, 1:54 PM
a) KIPs
b) Pc
c) Mainframe
d) Intelligent terminals
View Answer
Answer: d
Explanation: None.
9. Which most popular input device is used today for

interactive processing and for the one line entry of data for
batch processing?
a) Mouse
b) Magnetic disk
c) Visual display terminal
d) Card punch
View Answer
Answer: a
Explanation: In batch processing systems the processes
are grouped into batches and they’re executed in batches.
10. The use of spooler programs or _______ Hardware

allows PC operators to do the processing work at the same
time a printing operation is in progress.
a) Registers
b) Memory
c) Buffer
d) CPU
View Answer
Answer: c
Explanation: When the processor is busy with the process
4 of 5 3/19/18, 1:54 PM
the data to be printed is stored in the buffer.

5 of 5 3/19/18, 1:54 PM
Standard I/O Interafces - Computer Organizatio... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Standard I/O Interafces - Computer

Answers
by Manish
3-4 minutes

Choice Questions & Answers (MCQs) focuses on “Standard
I/O Interfaces”.
1. ______ is used as an intermediate to extend the

processor BUS.
a) Bridge
b) Router
c) Connector
d) Gateway
View Answer
Answer: a
Explanation: The bridge circuit is basically used to extend
the processor BUS to connect devices.
2. ________ is an extension of the processor BUS.

a) SCSI BUS
b) USB
c) PCI BUS
1 of 4 3/19/18, 1:56 PM

View Answer
Answer: c
Explanation: The PCI BUS is used as an extension of the
processor BUS and devices connected to it, is like
connected to the Processor itself.
3. ISA stands for

a) International American Standard
b) Industry Standard Architecture
c) International Standard Architecture
View Answer
Answer: b
Explanation: The ISA is a architectural standard developed
by IBM for its PC’s.
4. ANSI stands for

a) American National Standards Institute
b) Architectural National Standards Institute
c) Asian National Standards Institute
View Answer
Answer: a
Explanation: The ANSI is one of the standard architecture
used by companies in designing the systems.
5. The video devices are connected to ______ BUS.

a) PCI
b) USB
2 of 4 3/19/18, 1:56 PM
c) HDMI
d) SCSI
View Answer
Answer: d
Explanation: The SCSI BUS is used to connect the video
devices to processor by providing a parallel BUS.
6. SCSI stands for ___________

a) Signal Computer System Interface
b) Small Computer System Interface
c) Small Coding System Interface
d) Signal Coding System Interface
View Answer
Answer: b
Explanation: The SCSI BUS is used to connect disks and
video controllers.
7. ISO stands for __________

a) International Standards Organisation
b) International Software Organisation
c) Industrial Standards organisation
d) Industrial Software Organisation
View Answer
Answer: a
Explanation: The ISO is yet another architectural standard,
used to design systems.
8. The system developed by IBM with ISA architecture is

______
a) SPARC
3 of 4 3/19/18, 1:56 PM
b) SUN-SPARC
c) PC-AT
View Answer
Answer: c
Explanation: None.
9. IDE disk is connected to the PCI BUS using ______

interface.
a) ISA
b) ISO
c) ANSI
d) IEEE
View Answer
Answer: a
Explanation: None.
10. IDE stands for _________

a) Intergrated Device Electronics
b) International Device Encoding
c) Industrial Decoder Electronics
d) International Decoder Encoder
View Answer
Answer: a
Explanation: The IDE interface is used to connect the
harddisk to the processor in most of the Pentium
processors.

4 of 4 3/19/18, 1:56 PM
Parallel Port - Computer Organization Question... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Parallel Port - Computer

Answers
by Manish
3-4 minutes

Choice Questions & Answers (MCQs) focuses on “Parallel
Port”.
1. The _____ circuit enables the generation of the ASCII

code when the key is pressed.
a) Generator
b) Debouncing
c) Encoder
d) Logger
View Answer
Answer: c
Explanation: The signal generated upon the pressing of a
button is encoded by the encoder circuit into the
corresponding ASCII value.
2. To overcome multiple signals being generated upon a

single press of the button, we make use of ______
a) Generator circuit
1 of 5 3/19/18, 1:56 PM
b) Debouncing circuit
c) Multiplexer
d) XOR circuit
View Answer
Answer: b
Explanation: When the button is pressed,the contact
surfaces bounce and hence it might lead to generation of
multiple signals.In order to overcome this we use
Debouncing circuits.
3. The best mode of conncetion between devices which

need to send or recieve large amounts of data over a short
distance is _____
a) BUS
b) Serial port
c) Parallel port
d) Isochronous port
View Answer
Answer: c
Explanation: The parallel port transfers around 8 to 16 bits
of data simultaneously over the lines, hence increasing
transfer rates.
4. The output of the encoder circuit is/are ______

a) ASCII code
b) ASCII code and the valid signal
c) Encoded signal
View Answer
Answer: b
2 of 5 3/19/18, 1:56 PM
Explanation: The encoder outputs the ASCII value along

with the valid signal which indicates that a key was pressed.
5. The disadvantage of using parallel mode of

communication is ______
a) It is costly
b) Leads to erroneous data transfer
c) Security of data
View Answer
Answer: a
Explanation: The parallel mode of data transfer is costly as
it involves data being sent over parallel lines.
6. In a 32 bit processor, the A0 bit of the address line is

connected to _____ of the parallel port interface.
a) Valid bit
b) Idle bit
c) Interrupt enable bit
d) Status or data register
View Answer
Answer: d
Explanation: None.
7. The Status flag circuit is implemented using _____

a) RS flip flop
b) D flip flop
c) JK flip flop
d) Xor circuit
View Answer
3 of 5 3/19/18, 1:56 PM
Answer: b
Explanation: The circuit is implemented using the edge
triggered D flip flop, that is triggered on the rising edge of
the valid signal.
8. In the output interface of the parallel port, along with the

valid signal ______ is also sent.
a) Data
b) Idle signal
c) Interrupt
d) Acknowledge signal
View Answer
Answer: b
Explanation: The idle signal is used to check if the device is
idle and ready to receive data.
9. DDR stands for __________

a) Data Direction Register
b) Data Decoding Register
c) Data Decoding Rate
View Answer
Answer: a
Explanation: This register is used to control the flow of data
from the DATAOUT register.
10. In a general 8-bit parallel interface, the INTR line is

connected to _______
a) Status and Control unit
b) DDR
c) Register select
4 of 5 3/19/18, 1:56 PM

View Answer
Answer: a
Explanation: None.

5 of 5 3/19/18, 1:56 PM
Serial Port - Computer Organization Questions ... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Serial Port - Computer

Answers
by Manish
3-4 minutes

Choice Questions & Answers (MCQs) focuses on “Serial
Port”.
1. The mode of transmission of data, where one bit is sent

for each clock cycle is ______
a) Asynchronous
b) Parallel
c) Serial
d) Isochronous
View Answer
Answer: d
Explanation: In isochronous mode of transmission, each bit
of the data is sent per each cycle.
2. The transformation between the Parallel and serial ports

is done with the help of ______
a) Flip flops
b) Logic circuits
1 of 5 3/19/18, 1:57 PM
c) Shift registers
View Answer
Answer: c
Explanation: The Shift registers are used to output the data
in a desired format based on the need.
3. The serial port is used to connect basically _____ and

processor.
a) I/O devices
b) Speakers
c) Printer
d) Monitor
View Answer
Answer: a
Explanation: The serial port is used to connect keyboard
and other devices which input or output one bit at a time.
4. The double buffer is used for

a) Enabling receival of multiple bits of input
b) Combining the input and output operations
c) Extending the buffer capacity
View Answer
Answer: a
Explanation: None.
5. ______ to increase the flexibility of the serial ports.

a) The wires used for ports is changed
b) The ports are made to allow different clock signals for
2 of 5 3/19/18, 1:57 PM
input and output

c) The drivers are modified
View Answer
Answer: b
Explanation: The ports are made more flexible by enabling
the input or output of different clock signals for different
devices.
6. UART stands for ________

a) Universal Asynchronous Relay Transmission
b) Universal Accumulator Register Transfer
c) Universal Asynchronous Receiver Transmitter
View Answer
Answer: c
Explanation: The UART is a standard developed for
designing serial ports.
7. The key feature of UART is

a) Its architectural design
b) Its simple implementation
c) Its general purpose usage
d) Its enhancement of connecting low speed devices
View Answer
Answer: d
Explanation: None.
8. The data transfer in UART is done in ______

a) Asynchronous start stop format
3 of 5 3/19/18, 1:57 PM
b) Synchrnous start stop format

c) Isochronous format
d) EBDIC format
View Answer
Answer: a
Explanation: This basically means that the data transfer is
done in asynchronous mode.
9. The standard used in serial ports to facilitate

communication is _____
a) RS-246
b) RS-LNK
c) RS-232-C
d) Both RS-246 and RS-LNK
View Answer
Answer: c
Explanation: This is a standard which acts as a protocol for
message communication involving serial ports.
10. In serial port interface, the INTR line is connected to

_____
a) Status register
b) Shift register
c) Chip select
View Answer
Answer: a
Explanation: None.
4 of 5 3/19/18, 1:57 PM
5 of 5 3/19/18, 1:57 PM
PCI BUS - Computer Organization Questions an... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
PCI BUS - Computer Organization

by Manish
3 minutes

Choice Questions & Answers (MCQs) focuses on “PCI
BUS-1”.
1. The PCI follows a set of standards primarily used in

_____ PC’s.
a) Intel
b) Motorola
c) IBM
d) SUN
View Answer
Answer: c
Explanation: The PCI BUS has a closer resemblance to
IBM architecture.
2. The ______ is the BUS used in Macintosh PC’s.

a) NuBUS
b) EISA
c) PCI
1 of 4 3/19/18, 1:57 PM
View Answer
Answer: a
Explanation: The NuBUS is an extension of the processor
BUS in Macintosh PC’s.
3. The key feature of the PCI BUS is

a) Low cost connectivity
b) Plug and Play capability
c) Expansion of Bandwidth
View Answer
Answer: b
Explanation: The PCI BUS was the first to introduce plug
and play interface for I/O devices.
4. PCI stands for _______

a) Peripheral Component Interconnect
b) Peripheral Computer Internet
c) Processor Computer Interconnect
d) Processor Cable Interconnect
View Answer
Answer: a
Explanation: The PCI BUS is used as an extension for the
processor BUS.
5. The PCI BUS supports _____ address space/s.

a) I/O
b) Memory
c) Configuration
2 of 4 3/19/18, 1:57 PM
View Answer
Answer: d
Explantion: The PCI BUS is mainly built to provide a wide
range of connectivity for devices.
6. ______ address space gives the PCI its plug and play
capability.
a) Configuration
b) I/O
c) Memory
View Answer
Answer: a
Explanation: The coniguration address space is used to
store the details of the connected device.
7. _____ provides a seperate physical connection to the

memory.
a) PCI BUS
b) PCI interface
c) PCI bridge
d) Switch circuit
View Answer
Answer: c
Explanation: The PCI bridge is circuit that acts as a bridge
between the BUS and the memory.
8. When transfering data over the PCI BUS, the master as

to hold the address till the completion of transfer to the
slave.
3 of 4 3/19/18, 1:57 PM
a) True
b) False
View Answer
Answer: b
Explanation: The address is stored by the slave in a buffer
and hence it is not required by the master to hold it.
9. The master is also called as _____ in PCI terminology.

a) Initiator
b) Commander
c) Chief
d) Starter
View Answer
Answer: a
Explanation: The Master is also called as initiator in PCI
terminology as it is the one that initiates a data transfer.
10. Signals whose names end in ____ are asserted in the

low voltage state.
a) $
b) #
c) *
d) !
View Answer
Answer: b
Explanation: None.

4 of 4 3/19/18, 1:57 PM
Computer Organization Interview Questions an... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Computer Organization Interview

by Manish
3 minutes
This set of Computer Organization Interview Questions and

Answers focuses on “PCI BUS-2”.
1. A complete transfer operation over the BUS, involving

the address and a burst of data is called _____
a) Transaction
b) Transfer
c) Move
d) Procedure
View Answer
Answer: a
Explanation: None.
2. The device connected to the BUS are given addresses of

____ bit.
a) 24
b) 64
c) 32
d) 16
View Answer
1 of 4 3/19/18, 1:57 PM
Answer: b
Explanation: Each of the devices connected to the BUS will
be allocated an address during the initialisation phase.
3. The PCI BUS has _____ interrupt request lines.

a) 6
b) 1
c) 4
d) 3
View Answer
Answer: c
Explanation: The interrupt request lines are used by the
devices connected to raise the interrupts.
4. _____ signal is sent by the initiator to indicate the

duration of the transaction.
a) FRAME#
b) IRDY#
c) TMY#
d) SELD#
View Answer
Answer: a
Explanation: The FRAME signal is used to indicate the time
required by the device.
5. ______ signal is used enable commands.

a) FRAME#
b) IRDY#
c) TMY#
d) c/BE#
View Answer
2 of 4 3/19/18, 1:57 PM
Answer: d
Explanation: The signal is used to enable a 4 command
lines.
6. IRDY# signal is used for _______

a) Selecting the interrupt line
b) Sending an interrupt
c) Saying that the initiator is ready
View Answer
Answer: c
Explanation: The initiator transmits this signal to tell the
target that it is ready.
7. The signal used to indicate that the slave is ready is

_____
a) SLRY#
b) TRDY#
c) DSDY#
View Answer
Answer: b
Explanation: None.
8. DEVSEL# signal is used

a) To select the device
b) To list all the devices connected
c) By the device to indicate that it is ready for transaction
View Answer
3 of 4 3/19/18, 1:57 PM
Answer: c
Explanation: This is signal is activated by the device after it
as recognised the address and commands put on the BUS.
9. The signal used to initiate device select ________

a) IRDY#
b) S/BE
c) DEVSEL#
d) IDSEL#
View Answer
Answer: d
Explanation: This signal is used to initialisation of device
select.
10. The PCi BUS allowsus to connect _______ I/O devices.

a) 21
b) 13
c) 9
d) 11
View Answer
Answer: a
Explanation: The PCI BUS allows only 21 devices to be
connected as only the higher order 21 bits of the 32 bit
address space is used to specify the device.

4 of 4 3/19/18, 1:57 PM
SCSI BUS - Computer Organization Questions a... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
SCSI BUS - Computer

Answers
by Manish
3-4 minutes

Choice Questions & Answers (MCQs) focuses on “SCSI
BUS-1”.
1. The key features of the SCSI BUS is

a) The cost effective connective media
b) The ability overlap data transfer requests
c) The highly effecient data transmission
View Answer
Answer: b
Explanation: The SCSI BUS can overlap various data
transfer requests by the devices.
2. In a data transfer operatioon involving SCSI BUS, the

control is with ______
a) Initiator
b) Target
c) SCSI controller
1 of 4 3/19/18, 1:57 PM
d) Target Controller
View Answer
Answer: d
Explanation: The initiator involves in arbitration process and
after winning the BUS it’ll handover the control to the target
controller.
3. In SCSI transfers the processor is not aware of the data

being transfered.
a) True
b) False
View Answer
Answer: a
Explanation: The processor or the controller is unaware of
the data being transfered.
4. The DB(P) line means,

a) That the data line is carrying the device information
b) That the data line is carrying the parity information
c) That the data line is partly closed
d) That the data line is temporarily occupied
View Answer
Answer: b
Explanation: None.
5. The BSY signal signifies

a) The BUs is busy
b) The controller is busy
c) The Initiator is busy
d) The Target is Busy
2 of 4 3/19/18, 1:57 PM
View Answer
Answer: a
Explanation: This signal is generally initiated when the BUS
is currently occupied in an operation.
6. The SEL signal signifies

a) The initiator is selected
b) The device for BUS control is selected
c) That the target is being selected
View Answer
Answer: b
Explanation: This signal is usually asserted during the
selection or reselection process.
7. ________ signal is asserted when the initiator wishes to

send a message to the target.
a) MSG
b) APP
c) SMS
d) ATN
View Answer
Answer: d
Explanation: The ATN signal is short for attention, which is
used to initimate the target that the initiator sent a message
to it.
8. The MSG signal is used

a) To send a message to the target
b) To recieve a message from the mailbox
3 of 4 3/19/18, 1:57 PM
c) To tell that the information being sent is a message

View Answer
Answer: c
Explanation: None.
9. _____ is used to reset all the device controls to their

startup state.
a) SRT
b) RST
c) ATN
View Answer
Answer: b
Explanation: None.
10. The SCSI BUS uses ______ arbitration.

a) Distributed
b) Centralised
c) Daisy chain
d) Hybrid
View Answer
Answer: a
Explanation: The SCSI uses distributed arbitration to select
the device to give the BUS control.

4 of 4 3/19/18, 1:57 PM
Computer Organization Questions and Answers ... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
Computer Organization Questions

and Answers for Freshers
by Manish
3 minutes
This set of Computer Organization Questions and Answers

for Freshers focuses on “SCSI BUS-2”.
1. SCSI stands for ________

a) Small Computer System Interface
b) Switch Computer system Interface
c) Small Component System Interface
View Answer
Answer: a
Explanation: The SCSI BUS is one of the expansion BUSes
used in a system.
2. ANSI stands for _________

a) American National System Interface
b) ASCII National Standard Interface
c) American Network System Interface
d) American National Standard Institute
View Answer
Answer: d
1 of 4 3/19/18, 1:58 PM
Explanation: This a standard for designing BUSes and other

system components.
3. A narrow SCSI BUS has _____ data lines.

a) 6
b) 8
c) 16
d) 4
View Answer
Answer: b
Explanation: The SCSI BUS which is narrow is capable of
transfering 8 bits of data at a time.
4. Single ended transmission means

a) That all the signals have a similar bit pattern
b) That the signals have a common source
c) That the signals have a common ground return
d) That the signals have a similar voltage signature
View Answer
Answer: c
Explanation: These type of signals are a common feature of
the SCSI BUS.
5. HVD stands for _________

a) High Voltage Differential
b) High Voltage Density
c) High Video Definition
View Answer
Answer: a
2 of 4 3/19/18, 1:58 PM
Explanation: This is a type of signaling which uses 5v of

current.
6. For better transfer rates on the SCSI BUS the length of

the cable is limited to ______
a) 2m
b) 4m
c) 1.3m
d) 1.6m
View Answer
Answer: d
Explanation: To increase the transmission rate in SCSI in
SE mode of transfer the wire length is restricted to 1.6m.
7. The maximum number of devices that can be connected

to SCSI BUS is ______
a) 12
b) 10
c) 16
d) 8
View Answer
Answer: c
Explanation: None.
8. THe SCSI BUS is connected to the processor through

_____
a) SCSI Controller
b) Bridge
c) Switch
View Answer
3 of 4 3/19/18, 1:58 PM
Answer: a
Explanation: This is used to co-ordinate and monitor the
data transfer over the BUS.
9. The mode of data transfer used by the controller is _____

a) Interrupt
b) DMA
c) Asynchronous
d) Synchronous
View Answer
Answer: b
Explanation: None.
10. The data is stored on the disk in the form of blocks

called _____
a) Pages
b) Frames
c) Sectors
d) Tables
View Answer
Answer: c
Explanation: The data is stored on the disk in the form of a
collection of blocks called as sectors.

4 of 4 3/19/18, 1:58 PM
USB - Computer Organization Questions and A... about:reader?url=https://www.sanfoundry.com...
sanfoundry.com
USB - Computer Organization

by Manish
4 minutes

Choice Questions & Answers (MCQs) focuses on “USB –
1”.
1. The transfer rate, when the USB is operating in low-

speed of operation is _____
a) 5 Mb/s
b) 12 Mb/s
c) 2.5 Mb/s
d) 1.5 Mb/s
View Answer
Answer: d
Explanation: The USB has two rates of operation the low-
speed and the full-speed one.
2. THe high speed mode of operation of the USB was

introduced by _____
a) ISA
b) USB 3.0
c) USB 2.0
1 of 6 3/19/18, 1:58 PM
d) ANSI
View Answer
Answer: c
Explanation: The high-speed mode of operation was
introduced with USB 2.0,which enabled the USB to operatte
at 480 Mb/s.
3. The sampling process in speaker output is a ________

process.
a) Asynchronous
b) Synchronous
c) Isochronous
View Answer
Answer: c
Explanation: The isochronous process means each bit of
data is seperated by a time interval.
4. The USB device follows _______ structure.

a) List
b) Huffmann
c) Hash
d) Tree
View Answer
Answer: d
Explanation: The USB has a tree structure with the root hub
at the centre.
5. The I/O devices form the _____ of the tree structure.

a) Leaves
2 of 6 3/19/18, 1:58 PM
b) Subordinate roots
c) Left sub trees
d) Right sub trees
View Answer
Answer: a
Explanation: The I/o devices form the leaves of the
structure.
6. USB is a parallel mode of transmission of data and this

enables for the fast speeds of data transfers.
a) True
b) False
View Answer
Answer: b
Explanation: The USB does a serial mode of data transfer.
7. In USB the devices can communicate with each other.

a) True
b) False
View Answer
Answer: b
Explanation: It allows only the host to communicate with the
devices and not between themselves.
8. The device can send a message to the host by taking

part in _____ for the communication path.
a) Arbitration
b) Polling
c) Prioritising
3 of 6 3/19/18, 1:58 PM
View Answer
Answer: b
Explanation: None.
9. When the USB is connected to a system, its root hub is

connected to the ________
a) PCI BUS
b) SCSI BUS
c) Processor BUS
d) IDE
View Answer
Answer: c
Explanation: The USB’s root is connected to the processor
directly using the BUS.
10. The devices connected to USB is assigned an ____

adrress.
a) 9 bit
b) 16 bit
c) 4 bit
d) 7 bit
View Answer
Answer: d
Explanation: To make it easier for recognition the devices
are given 7 bit addresses.
11. The USB address space can be shared by the user’s

memory space.
a) True
b) False
4 of 6 3/19/18, 1:58 PM
View Answer
Answer: b
Explanation: The USB memory space is not under any
address sapces and cannot be accessed.
12. The initial address of a device just connected to the

HUB is ____ .
a) AHFG890
b) 0000000
c) FFFFFFF
d) 0101010
View Answer
Answer: b
Explanation: By standard the usual address of a new device
is zero.
13. Locations in the device to or from which data transfers

can take place is called ____
a) End points
b) Hosts
c) Source
View Answer
Answer: a
Explanation: None.
14. A USB pipe is a ______ channel.

a) Simplex
b) Half-Duplex
c) Full-Duplex
5 of 6 3/19/18, 1:58 PM
d) Both Simplex and Full-Duplex

View Answer
Answer: c
Explanation: This means that the pipe is bi-directional in
sending messages or information.
15. The type/s of packets sent by the USB is/are _______

a) Data
b) Address
c) Control
d) Both Data and Control
View Answer
Answer: d
Explanation: This means that the usb gets both data and
control signlas required for the transfer operation.

6 of 6 3/19/18, 1:58 PM
sanfoundry.com
Computer Organization Interview

Questions and Answers for
Freshers
by Manish
2-3 minutes
This set of Computer Organization Interview Questions and

Answers for freshers focuses on “USB-2”.
1. The first feild of any packet is _____

a) PID
b) ADDR
c) ENDP
d) CRC16
View Answer
Answer: a
Explanation: The PID is the field that is used to identify the
device (the device id).
2. The 4 bit PID’s are transmitted twice.

a) True
b) False
View Answer
Answer: a
Explanation: The fields are transmitted twice, once with the
1 of 4 3/19/18, 1:58 PM
true values and the second time with the complemented

values.
3. The last field in the packet is ______

a) PID
b) ADDR
c) ENDP
d) CRC
View Answer
Answer: d
Explanation: The last 5 bits of the packet is used for error
checking, that is cyclic redundancy check.
4. The CRC bits are computed based on the values of the

_____
a) PID
b) ADDR
c) ENDP
d) Both ADDR and ENDP
View Answer
Answer: d
Explanation: The CRC bits are calculated based on the
values of the address and endp.
5. The data packets can contain data upto ______

a) 512 bytes
b) 256 bytes
c) 1024 bytes
d) 2 KB
View Answer
2 of 4 3/19/18, 1:58 PM
Answer: c
Explanation: None.
6. The most important objective of the USB is to provide

______
a) Isochronous transmission
b) Plug and play
c) Easy device connection
View Answer
Answer: d
Explanation: The above are all the common features of the
USB.
7. The transmission over the USB is divided into ____

a) Frames
b) Pages
c) Packets
d) Tokens
View Answer
Answer: a
Explanation: To support the isochronous mode of operation
the usb transmission is divided into frames.
8. The _____ signal is used to indiacate the beginning of a

new frame.
a) Start
b) SOF
c) BEG
View Answer
3 of 4 3/19/18, 1:58 PM
Answer: b
Explanation: The SOF(State Of Frame) is used to inidicate
the beginning of a new frame.
9. The SOF is transmitted every ______

a) 1s
b) 5s
c) 1ms
d) 1Us
View Answer
Answer: c
Explanation: None.
10. The power specification of usb is _____

a) 5v
b) 10v
c) 24v
d) 10v
View Answer
Answer: a
Explanation: None.

4 of 4 3/19/18, 1:58 PM

Questions and Answers On Input Output Organisation

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Questions and Answers On Input Output Organisation

Uploaded by

Copyright:

Available Formats

Accessing I/O Devices - Computer Organization... about:reader?url=https://www.sanfoundry.com...

Accessing I/O Devices - Computer

This set of Computer Organization and Architecture Multiple

1. In memory-mapped I/O ____________

2. The usual BUS structure used to connect the I/O devices

a) Star BUS structure

3. In intel’s IA-32 architecture there is a seperate 16 bit

4. The advantage of I/O mapped devices to memory

5. The system is notified of a read or write operation by

6. To overcome the lag in the operating speeds of the I/O

7. The method of accessing the I/O devices by repeatedly

8. The method of synchronising the processor with the I/O

9. The method which offers higher speeds of I/O transfers is

10. The process where in the processor constantly checks

the status flags is called as

Sanfoundry Global Education & Learning Series –

This set of Computer Organization and Architecture Multiple

1. The interrupt-request line is a part of the

2. The return address from the interrupt-service routine is

3. The signal sent to the device from the processor to the

4. When the process is returned after an interrupt service

5. The time between the recieval of an interrupt and its

6. Interrupts form an important part of _____ systems.

7. A single Interrupt line can be used to service n different

8. ______ type circuits are generally used for interrupt

9. The resistor which is attached to the service line is called

10. An interrupt that can be temporarily ignored is

11. The 8085 microprocessor respond to the presence of

12. CPU as two modes privileged and non-privileged. In

13. Which interrupt is unmaskable?

14. From amongst the following given scenarios determine

15. How can the processor ignore other interrupts when it is

Sanfoundry Global Education & Learning Series –

Basic Computer Organization

This set of Basic Computer Organization Questions and

1. When dealing with multiple device interrupts, which

2. The interrupt servicing mechanism in which the

3. In vectored interrupts, how does the device identify itself

4. The code sent by the device in vectored interrupt is

5. The starting address sent by the device in vectored

interrupt is called as __________

6. The processor indicates to the devices that it is ready to

7. We describe a protocol of input device communication

8. Which one of the following is true with regard to a CPU

9. Which table handle stores the addresses of the interrupt

10. _________ method is used to establish priority by

11. In daisy chaining device 0 will pass the signal only if it

12. ______ interrupt method uses register whose bits are

13. ____ register is used for the purpose of controlling the

15. Interrupts initiated by an instruction is called as

Sanfoundry Global Education & Learning Series –

This set of Computer Organization and Architecture Multiple

1. If during the execution of an instruction an exception is

2. _____ is/are types of exceptions.

3. The program used to find out errors is called

4. The two facilities provided by the debugger is

5. In trace mode of operation is ________

sorted out after the complete program is scanned

6. In Breakpoint mode of operation

7. The different modes of operation of a computer is

the system crucial programs are in the supervisor mode.

8. The instructions which can be run only supervisor mode

9. A privilege exception is raised