You are on page 1of 4

University of Malaya HRK/2018

KIE1007
Revision Exercise

Name: ___________________________

Matric No.: ___________________________

1. For the circuit given below in Figure 1, derive the expression for V L, the voltage drop across the load
using (i) the constant voltage drop model and (ii) the piecewise linear model. Comment on the
difference in answers between the two models. Assume that the diode is made of germanium, i.e.
VD=0.3 and rD=0.2.

8W 6W
a
+

+ 2W VL
15 V 4A 4W
-
-

Figure 1

2. In the circuit in Figure 2, assume CVD substitution with Vt=0.6V. For both of the circuits,
determine V0 when, a. VI=+5V, b. VI=-5V

5kW D1

V0
5kW
D2
VI
500W

500W

Figure 2

1
University of Malaya HRK/2018

3. In each of the circuits of Figure 3, vs is a sinusoid of peak 10 V peak amplitude. The fuse is designed
to blow if the current through it exceeds 0.1 A. Assume diode turn on voltage, V D = 0.7 V.
a. In which of the circuits will the fuse blow when no load is connected.
b. A load resistor is connected to each of the circuits. Of the circuits with no blown fuse in part
(a), how small the load resistor become before the fuse will blow?.

Fuse 100 Ω Fuse 50 Ω

D4 D1 D4 D1
vs vs

D3 D2 D3 D2

+ vOUT - + vOUT -

(a) (c)

Fuse 50 Ω Fuse 100 Ω

D4 D1 D4 D1
vs vs

D3 D2 D3 D2

vOUT + vOUT -
+ -

(b) (d)

Figure 3

4. Sketch the output 𝑉𝑜 for rectifier circuit (Figure 4) and determine the dc voltage available. Assume
ideal diode is used and Vm = 100 V. Indicate whether the circuit is a full wave rectifier or a half wave
rectifier?

2
University of Malaya HRK/2018

+
2kW

vi
+ vo -

2kW

2kW
-

Figure 4

3
University of Malaya HRK/2018

You might also like