Professional Documents
Culture Documents
MAIN APPLICATIONS
Where ESD and/or over and undershoot
protection for datalines is required :
■ Sensitive logic input protection
■ Microprocessor based equipment
■ Audio / Video inputs
■ Portable electronics
1
■ Networks
■ ISDN equipment
■ USB interface
SOT23-6L (SC74)
DESCRIPTION
The DALC208SC6 diode array is designed to
protect components which are connected to data
and transmission lines from overvoltages caused
by electrostatic discharge (ESD) or other
transients. It is a rail-to-rail protection device also FUNCTIONAL DIAGRAM
suited for overshoot and undershoot suppression
on sensitive logic inputs.
The low capacitance of the DALC208SC6
prevents from significant signal distortion.
BENEFITS
■ Cost-effectiveness compared to discrete solution
■ High efficiency in ESD suppression
■ No significant signal distortion thanks to very low COMPLIES WITH THE FOLLOWING STANDARDS :
capacitance
IEC61000-4-2 level 4
■ High reliability offered by monolithic integration
MIL STD 883C - Method 3015-6
■ Lower PCB area consumption versus discrete (human body test) class 3
solution
THERMAL RESISTANCE
REF2
REF1
2/10
DALC208SC6
Fig. 1: Maximum non-repetitive peak forward current Fig. 2: Reverse clamping voltage versus peak
versus rectangular pulse duration (Tj initial = 25°C). pulse current (Tj initial = 25°C), typical values.
Rectangular waveform tp = 2.5 µs.
IFSM(A) Ipp(A)
8 2.0
I/O vs
REF1 or tp=2.5µs
7 REF2
6 1.0
5
4
3
2
I/O vs REF1
1 or REF2
0 0.1
0.001 0.01 0.1 1 10 100 1000 5 10 15 20 25 30
tp(ms) Vcl(V)
Fig. 3: Variation of leakage current versus junction Fig. 4: Input capacitance versus reverse applied
temperature (typical values). voltage (typical values).
C(pF)
IR(µA)
8.0
100
7.5
10
7.0
1 6.5
6.0
0.1
F=1MHz
5.5 Vsign=30mV
Vref1/ref2=5V
0.01
25 50 75 100 125 150 5.0
0 1 2 3 4 5
Tj(°C)
VR(V)
1.0
I/O vs REF 1
or REF2
0.1
0 2 4 6 8 10 12 14 16 18 20
VFM(V)
3/10
DALC208SC6
TECHNICAL INFORMATION
SURGE PROTECTION
The DALC208SC6 is particularly optimized to
perform surge protection based on the rail to rail APPLICATION EXAMPLE
topology.
If we consider that the connections from the pin
The clamping voltage VCL can be calculated as REF2 to VCC and from REF1 to GND are done by
follow : two tracks of 10mm long and 0.5mm large; we
assume that the parasitic inductances of these
VCL+ = VREF2 + VF for positive surges tracks are about 6nH.
VCL- = VREF1 - VF for negative surges So when an IEC61000-4-2 surge occurs, due to
the rise time of this spike (tr=1ns), the voltage VCL
has an extra value equal to Lw.dI/dt.
with : VF = Vt + rd.Ip The dI/dt is calculated as: di/dt = Ip/tr ′ 24 A/ns
(VF forward drop voltage) / (Vt forward drop The overvoltage due to the parasitic inductances
threshold voltage) is: Lw.di/dt = 6 x 24 ′ 144V
According to the curve Fig.5 on page 3, we By taking into account the effect of these parasitic
assume that the value of the dynamic resistance of inductances due to unsuitable layout, the clamping
the clamping diode is typically rd = 0.7Ω and Vt = voltage will be :
1.2V.
VCL+ = +23 + 144 ′ 167V
For an IEC61000-4-2 surge Level 4 (Contact
Discharge: Vg=8kV, Rg=330Ω), VREF2 = +5V, VCL- = -18 - 144 ′ -162V
VREF1 = 0V, and if in first approximation, we
assume that : Ip=Vg/Rg ′ 24A. We can reduce as much as possible these
So, we find: phenomena with simple layout optimization.
VCL+ ′ +23V It’s the reason why some recommendations have
VCL- ′ -18V to be followed (see paragraph “How to ensure a
Note: the calculations do not take into account good ESD protection”).
phenomena due to parasitic inductances
Lw
ESD
REF2=+Vcc
SURGE
Lw di
Vf dt
I/O
di
Vcl+ = Vcc+Vf+Lw dt surge >0
VI/O di
Vcl- = -Vf- Lw surge <0
Lw di dt
dt
REF1=GND
tr=1ns
Vcl+
167V t
-Vf
Lw di POSITIVE NEGATIVE
dt di
SURGE -Lw SURGE
dt
Vcc+Vf
t -162V
Vcl-
tr=1ns
4/10
DALC208SC6
I/O
Vcl+ t
POSITIVE NEGATIVE
SURGE SURGE
t
Vcl-
Important: IEC61000-4-2
A main precaution to take is to put the protection
Air Discharge
device closer to the disturbance source (generally
the connector). (150pF/330Ω)
Vpp=15kV
Note: The measurements have been done with the DALC208SC6
in open circuit.
5/10
DALC208SC6
CROSSTALK BEHAVIOR
1- Crosstalk phenomena
Fig. A4: Crosstalk phenomena.
RG1
Line 1
DRIVERS RECEIVERS
2- Digital Crosstalk
Fig. A5: Digital crosstalk measurements. Fig. A6: Digital crosstalk results.
+5V
+5V +5V
74HC04 100nF
74HC04
Line 1
VG1
Square +5V
Pulse
Generator Line 2
5KHz β21 VG1
DALC208SC6
Note: The measurements have been done in the worst case i.e. on
two adjacent cells (I/O1 & I/O4).
6/10
DALC208SC6
3- Analog Crosstalk
+5V
Vg 50Ω
Vin Vout
C=100nF
+5V
Vg 50Ω
Vin Vout
-40
C=100nF
-60
-80
Fig. A10: DALC206SC6 attenuation.
-100
1 10 100 1,000 dBm
f(MHz) 0
-30
1 10 100 1,000
f(MHz)
7/10
DALC208SC6
APPLICATION EXAMPLES
■ Video line protection
Pin N° Signal
+Vcc 1 RED VIDEO
DALC
2 GREEN VIDEO
100nF 208 or COMPOSITE SYNC with GREEN VIDEO
3 BLUE VIDEO
4 GROUND
5 DDC (Display Data Channel) GROUND
5 1 6 RED GROUND
7 GREEN GROUND
15 8 BLUE GROUND
9 NC
10 SYNC GROUND
11 GROUND
12 SDA (Sérial Data)
+Vcc
DALC 13 HORIZONTAL SYNC
or COMPOSITE SYNC
100nF 208
14 VERTICAL SYNC (VCLK)
15 SCL (Serial Clock)
VBUS
D+ USB
D- TRANS-
Tx GND CEIVER
SMP75-8
15k 15k
(1) Full speed
+Vcc DATA +V
DALC only
DALC
208 208 +V (2) Low speed
100nF TRANSCEIVER 100nF only
1.5k 1.5k
VBUS (1) (2)
Rx D+ USB
D- TRANS-
SMP75-8
GND CEIVER
I/O2 I/O1
DALC208
I/O3 I/O4
GND
8/10
DALC208SC6
PSPICE MODEL
Fig. A11: PSpice model of one DALC208SC6 cell. Fig. A13a: PSpice model simulation: surge > 0
IEC61000-4-2 contact discharge response.
Vref2
Current (A) / Voltage (V)
0.8nH 60
Current
50 Surge
0.3Ω
40 I/O
Dpos Voltage
0.8nH 0.3Ω 30
I/O
20
Dneg 10
0.5Ω 0
0 50 100
1.45nH t(ns)
I/O
Fig. A12: PSpice parameters. -20 Voltage
DPOS DNEG
-30
BV 9 9
CJO 7p 7p -40
IBV 1u 1u
-50
IKF 28.357E-3 1000 0 50 100
t(ns)
IS 118.78E-15 5.6524E-9
ISR 100E-12 472.3E-9 Fig. A14: Attenuation comparison.
M 0.3333 0.3333
N 1.3334 2.413 dBm
NR 2 2 0
Measured
RS 0.68377 0.71677
VJ 0.6 0.6 PSpice
-10
9/10
DALC208SC6
MARKING
A DIMENSIONS
E A2 REF. Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 0.90 1.45 0.035 0.057
e
A1 0 0.10 0 0.004
D b
A2 0.90 1.30 0.035 0.0512
e
b 0.35 0.50 0.0137 0.02
c 0.09 0.20 0.004 0.008
D 2.80 3.00 0.11 0.118
E 1.50 1.75 0.059 0.0689
e 0.95 0.0374
H 2.60 3.00 0.102 0.118
C
A1
θ
L
L 0.10 0.60 0.004 0.024
H
θ 10° 10°
0.090
0.043
mm
3.50
2.30
1.10
inch
0.95
0.037
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of
use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by
implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to
change without notice. This publication supersedes and replaces all information previously supplied.
STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written ap-
proval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - Printed in Italy - All rights reserved.
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany
Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore
Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
10/10
This datasheet has been download from:
www.datasheetcatalog.com