Professional Documents
Culture Documents
Third Semester
(Regulation 2008)
5. What is Multiplexer?
6. Define Encoder.
8. Draw the excitation table and state diagram for JK and SR Flip-Flop.
11. (a) (i) Simplify the following Boolean function F together with don’t-care
condition d, and then express the simplified function in sum of
minterms
F (w, x, y, z ) = ∑ (1, 3, 7, 11, 15 ) + ∑ d (0, 2, 5 ) (10)
Or
(b) Determine the prime-implicants of the Boolean function by using the
tabulation method.
F (w, x , y, z ) = ∑ (1,4,6,7,8,9,10,11,15) (16)
12. (a) Design a combinational logic diagram for BCD to Excess-3 code
converter. (16)
Or
(b) (i) Design a Full Adder circuit with necessary diagram. (10)
(ii) Write the HDL description of the circuit specified by the following
Boolean function. (6)
x = AB + C
y = C′
13. (a) (i) Design a 3 to 8-line decoder with necessary diagram. (8)
(ii) Implement the given Boolean function using 4 × 1 multiplexer.
F ( x , y, z ) = Σ (1, 2, 6, 7 ) (8)
Or
(b) We have found a minimum sum of products expression for each of two
function, F and G, minimizing them individually (no sharing)
F = WY ′ + XY ′Z
G = WX ′Y ′ + X ′Y + W ′Y ′Z .
(i) Implement them with a ROM. (8)
(ii) Implement them in the PLA using no more than four terms. (8)
2 E 3060
14. (a) Design a synchronous sequential circuit using JK flip-flop to generate the
following sequence and repeat. (16)
0, 1, 2, 4, 5, 6
Or
(b) What is the aim of state reduction? Reduce the given state diagram and
prove that the both state diagrams are equal. (16)
15. (a) With suitable example and diagram explain the hazards in combinational
and sequential logic circuits. (16)
Or
(b) With necessary example and diagram explain the concept of reduction of
state and flow tables. (16)
——————
3 E 3060