You are on page 1of 3

ABSTRACT

VHDL is a programming language that allows one to model and develop complex digital
systems in a dynamic environment. VHDL is an acronym for very high-speed integrated
circuit hardware description language. It is a general-purpose hardware description language
that is specifically designed to describe the organization and function of digital hardware
system, circuit boards & components at many level of abstraction ranging from simple gate to
complete digital electronics systems. VHDL model is a textual description of a hardware
design or a piece of design that, when simulated mimics the design behavior. The requirement
for the language were first generated in 1980, under the Very High Speed Integrated Circuit
(VHSIC) project of US government, to enhance the electronic design process, technology, and
procurement, spawning development of many advanced integrated circuit process
technologies.

A 16 bit microprocessor contains a number of basic pieces. There is a register array of 8 16 bit
register, an ALU. A shifter, a program counter, an instruction register, a comparator, an address
register and control unit. All of these units communicate through a common 16 bit tristate data
base.

I
CONTENTS

I. ABSTRACT I
II. LIST OF FIGURES III

CHAPTER – 1 1
1.1 VHDL Introduction 2
1.2 Events, Propagation Delay and Concurrency 2
1.3 Discrete Event Simulation 3
1.4 Basic Language Concepts 3
1.5 Entity-Architecture 4

CHAPTER - 2 5
2.1 RISC 6
2.2 BENEFIT OF RISC 7
2.3 FEATURE OF RISC 7

CHAPTER - 3 10
3.1 CISC 11

CHAPTER - 4 12
4.1 Harvard architecture 13
4.2 Control Unit 14
4.3 Micro programmed control 15
4.4 Hardwired control:15

CHAPTER - 5 17
5.1 Instruction representation 18
5.2 Instruction types 18
5.3 Instruction Length 19
5.4 Data transfer instruction 19
5.5 Arithmetic and Logical Instruction 19
5.6 Control transfer instruction 20

CHAPTER - 6 38
6.1 Application 39
6.2 Advantage of VHDL 39
6.3 Conclusion 40
6.4 Result 41

REFERENCES 41

II
LIST OF FIGURES

Fig. 1.1 Block diagram: half adder wave form 3


Fig. 2.1 RISC processor with external Harvard architecture 9
Fig. 3.1 Conventional CISC processor 11
Fig. 4.1 Harvard Architecture Microprocessor 13
Fig. 4.2 Control unit 14
Fig. 4.3 Micro programmed control unit 15
Fig. 4.4 Hardwired control unit 16
Fig. 5.1 A simple instruction format 18
Fig. 5.2 Instruction flow 20

III

You might also like