Professional Documents
Culture Documents
S. TITLES DOMAIN
No
CORE VLSI
1 Approximate Quaternary Addition with the Fast Carry Chains ofCORE VLSI
FPGAs
2 A Low-Power Configurable Adder for Approximate Applications CORE VLSI
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in
13 Enhancing Fundamental Energy Limits of Field-Coupled NanoCORE VLSI
computing Circuits
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in
Adder/Subtractor
COMMUNICATION
2 A Single and Adjacent Error Correction Code for fast Decoding COMMUNICATIO
of Critical Bits N
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in
11 Efficient Protection of the Register File in Soft-processors COMMUNICATIO
Implemented on Xilinx FPGAs N
TESTING
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in
LOW POWER
1 Vector Processing-Aware Advanced Clock-Gating Techniques LOW POWER
for Low-Power Fused Multiply-Add
2 Low-Power Approximate Multipliers Using Encoded Partial LOW POWER
Products and Approximate Compressors
3 Toward Energy-Efficient Stochastic Circuits Using Parallel LOW POWER
Sobol Sequences
BACK END
1 Low Power 4-Bit Arithmetic Logic Unit Using Full-Swing GDI BACK END
Technique
2 Design of Area-Efficient and Highly Reliable RHBD 10T BACK END
Memory Cell for Aerospace Applications
3 Design Considerations for Energy-Efficient and Variation- BACK END
Tolerant Nonvolatile Logic
4 Effect of Switched-Capacitor CMFB on the Gain of Fully BACK END
Differential Op-Amp for Design of Integrators
5 Passive Noise Shaping in SAR ADC With Improved Efficiency BACK END
12 A Droop Measurement Built-in Self-Test Circuit for Digital Low- BACK END
Dropout Regulators
13 A Highly Efficient Composite Class-AB–AB Miller Op-Amp BACK END
With High Gain and Stable From 15 pF Up To Very Large
Capacitive Loads
QCA TECHNOLOGY
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in
3 An Energy-aware Model for the Logic Synthesis of Quantum-Dot QCA TECHNOLOGY
Cellular Automata
4 An Exact Method for Design Exploration of Quantum-dot QCA TECHNOLOGY
Cellular Automata
5 Design of Majority Logic (ML) Based Approximate Full Adders QCA TECHNOLOGY
CreativeSoft (Corporate Office) # 412, Annpurna Block, Aditya Enclave, Ameerpet,Hyderabad – 500016
http://www.creative-soft.co.inTel : +91-40-40159158 Mobile : 91-9247249455
Email : hyd.creativesoft@gmail.com or info@creative-soft.co.in