Professional Documents
Culture Documents
Abstract – A new current-fed topology for wireless inductive [14]. In VSI topology the transmitter coil (TC) and Receiver coil
power transfer (IPT) application using half-bridge circuit is (RC) side compensation networks are generally series LC type
proposed and analyzed. Conventional IPT circuits employ parallel [5], [10], [16] or LCL type [2], [9]. In bi-directional power
L-C resonant tank/compensation network to transfer power transfer system LCL topology is preferred for improved control
effectively through air-gap. However, in medium power application, facility [9]. Direct C-AC converter topology offer the benefit of
this topology suffers from a major drawback that the voltage stress
across the inverter switches are considerably high due to high
having less number of power conversion stages [14]. However
reactive power consumed by the loosely coupled coil. In the the major limitation is that the components are rated for peak
proposed topology, his is mitigated by adding a properly designed power. Also since, the AC source/utility current is not directly
capacitor in series with the coils. During grid-to-vehicle (G2V) controlled by any power factor corrected (PFC) converter hence,
operation, the power flow is controlled through variable switching high quality source current may not be achieved.
frequency modulation to achieve extended ZVS of the inverter
switches. For G2V operation, the converter circuit is analyzed and
simulated using PSIM 9.3. Analytical and simulation results are
verified through experimental results obtained by testing a 1.2kW
lab-prototype.
I. INTRODUCTION
Fig. 1. Typical power flow diagram of an inductive WPT system feeds power to
ith increasing environmental issues, it is clear that electric
W
vehicle (EV) is the major solution for future transportation.
EV battery
Ideally the duty cycle of S1 and S2 are 0.5 and their gating
II. PROPOSED WIRELESS IPT TOPOLOGY
signals are complimentary.
Fig. 2 shows complete power circuit of DC-DC wireless IPT
stage where the TC side converter is current-fed half bridge
topology and RC side is voltage doubler topology. In order to
make current-fed IPT circuit suitable for medium power such as
EV battery charging application, some topological changes are
made. Instead of using conventional parallel L-C resonant tank in
the transmitter network, the compensation capacitor is split into
two. One part is connected in series (Cs) with the TC and other is
in parallel (Cp) as shown in Fig. 2. The impedance of TC due to
high leakage is reduced significantly by the series capacitor and
the effective TC impedance reduces to ሾ߱ܮଵ െ ͳȀሺ߱ܥ௦ ሻሿ.
Hence, the parallel capacitor needs to supply only a fraction of
total reactive power demand keeping all the merits of current fed
converter i.e. low current stress at inverter switches and low
harmonic content in coil currents etc. At the RC side a capacitor,
C2 is connected in series with RC to compensate the reactive
power absorbed by the coil.
The half-bridge current-fed inverter injects a square wave
current to transmitter side resonant tank network. The
components of TC side tank network is designed such that the
input current magnitude, Ii is minimum for a given output power.
Parallel capacitor, Cp provides much lower impedance to the
higher order harmonics compare with the TC branch. Thus
higher order harmonic current in Ii passes through the capacitor,
Cp and TC gets almost pure sinusoidal current. Because of
mutual coupling, receiver coil gets a voltage proportional to
mutual inductance (M), current (I1) and operating frequency (Ȧ).
However, appropriate capacitive reactive power compensation is
needed to compensate the effect of high leakage inductance of
receiver coil. In the proposed topology a series capacitor, C2
compensates the reactive power. Finally the power in the receiver
network is rectified through the voltage doubler circuit and feeds
the load. The steady state operation of the converter for grid to
vehicle (G2V) is described here.
A) Steady state operation:
To explain the steady state operation of the proposed converter, Fig. 3. Steady state voltages and currents of different components for one
consider that the inverter leg switches S1 and S2 are operating at switching cycle
fixed duty cycle and power is controlled by variable frequency.
voltage. The equivalent circuit during interval t2-t3 remains same
as shown in Fig. 4b.
Interval III (t3-t4- t5): At instant t3 switch S2 is triggered but
since, the voltage across this leg (S2-D2) is negative, the first leg
of the inverter (S1-D1) keeps on conducting. Thus simultaneous
zero voltage and zero current turn-on is achieved for S2. At
instant t4 S1 is turned-off and immediately total DC link current,
Id is transferred to S2-D2 as shown in Fig. 4c. The first leg of the
inverter (S1-D1) gets a positive voltage after this instant and S1
blocks this voltage. In practical the switching overlap interval i.e.
t3-t4 is very short, typically less than 0.5μs but sufficient enough
to turn on switch S2.
Interval IV (t5- t6- t7- t8): At instant t5 RC current polarity
changes and diode D3 commutates diode D4. At instant t6
inverter output voltage polarity changes and a negative voltage
appears across S1-D1 and diode D1 takes this voltage. At instant
t7, S1 is triggered but due to presence of negative voltage across
S1-D1, the second leg (S2-D2) keeps on conducting. This leads
to soft turn-on of switch S1. At instant t8, gating signal of S2
becomes low and S1 takes total DC link current, Id as shown in
Fig. 3.
ଵ ଵ
߱ଵ ൌ ǡ ߱ଶ ൌ . (6)
ೞ ඥೝ మ
ඨభ ൬ శ ൰
ೞ
Applying KVL and KCL in transmitter side and using (6) and
(7), RMS value of voltage across TC and voltage across series
capacitor, Cs is derived as,
ξଶ భ గ
ܸଵ ൌ ቀ ቁ ܸ െ݆ ߱ ܫܯ (8)
గ ெ ξଶ
ξଶ
ܸ௦ ൌ െ Ǥ (9) Fig. 6. Impedance and phase angle at the output of inverter i.e. the input of
గ ఠ మ ೞ ெ
transmitter coil resonant network for different Vo/Io ratio.
Applying KVL, RMS value of inverter output voltage, Vi is
calculated by adding (8) and (9) and applying KCL inverter ଵ ଵ
ܼ ൌ ȀȀ ൜݆߱ሺܮଵ െ ܯሻ ൠ ൜݆߱ܯȀȀ ൬݆߱ሺܮଶ െ
output current is calculated as, ఠ ఠ
ଵ
ξଶ ଵ గ ξଶ ܯሻ ܴ ൰ൠ൨ (13)
ܸ ൌ ቀ߱ ܮଵ െ ቁെ݆ ߱ ܫܯ ൌ Ǥ െ ఠ
గ ఠ ெ ఠ ೞ ξଶ గ ఠ మ ெ
గ
݆ ߱ ܫܯ , (10) where, Re is equivalent load resistance at the input of receiver
ξଶ
side rectifier. From (1), (2) and (3) Re in terms of output
గ ξଶ ଵ ଵ
resistance is calculated as,
ܫ ൌ ߱ ଶ ܥܯ ܫ െ ݆ Ǥ ൬ െ ߱ ܮଵ ൰ . (11)
ξଶ గ ெ ఠ ೞ ఠ
ଶ ଶ
From (10) it is clear that 1/߱ ܥ௦ term appears due to presence of ܴ ൌ Ǥ ൌ ܴ . (14)
గమ ூ గమ
series capacitor Cs. This is a major advantage of the proposed
topology compare with existing parallel L-C topology. From (10) For different values of ܴ magnitude and phase of Zi is plotted
and (11) power factor at the inverter output is derived as, in Fig. 6. The power at the output of the inverter is derived as,
ଶ
గమ ఠ మ ெమ ூ ூ ଶξଶ
ܿ ߮ݏൌ ܿݏሺ߮ െ ߮௩ ሻ ൌ ܿ ݏቈି݊ܽݐଵ ቊ ቋെ ܲ௩ ൌ ܫ ଶ Ǥ ܴ݁ሺܼ ሻ ൌ ܫ ଶ ȁܼ ȁܿ ߮ݏൌ ቀ Ǥ ቁ ȁܼ ȁܿ߮ݏ. (15)
ଶ ቀఠ భ ି భ ቁ ଶ గ
ഘ ೞ
ଶ ଵ ଵ ଵ
ି݊ܽݐଵ ൜ Ǥ ൬ െ ߱ ܮଵ ൰ൠ. (12) The DC link current, Id is constant in current-fed converter and
గమ ఠ మ ெమ ூ ఠ ೞ ఠ
this is ensured by previous stage converter or power factor
correction (PFC) rectifier. Hence, power transferred through the
C) Control strategy for variable power output: proposed converter is proportional to real part of the tank input
In the proposed topology shown in Fig. 2, output power impedance. In order to achieve ZVS at device turn-on the
control cannot be done through fixed frequency variable duty converter is operated at lagging power factor side. From Fig. 6 it
cycle. This is because the basic switching devices during G2V is clear that when the inverter switching frequency is decreased
from unity power factor (UPF) line, input impedance is reduced.
Hence, power transferred is also reduced.
V. CONCLUSIONS