You are on page 1of 60

1 2 3 4 5 6 7 8

FM9B HANKS Intel UMA VER : 3A


PWA:
A A

PWB:
POWER SYSTEM FAN & THERMAL POWER
RESET CIRCUIT PG 42 SMSC1422
PG 38
REGULATOR CPU VR
BATT +1.5V_SUS/+0.75V_DDR_VTT
PG 51
PG 47
AC/BATT CHARGER PG 45 CLOCK DC/DC
CONNECTOR SLG8SP585VTR +1.05V_PCH PG 48 +3.3V_ALW/+5V_ALW/
RUN POWER SW +15V_ALW PG 46
PG 53 (QFN-32)
+3.3V_SUS/+5V_SUS PG 15 +1.05V_VTT PG 49
+5V/+3.3V/+1.8V PG 52 Arrandale
DDR3-SODIMM1
PG 13 Dual Channel DDR3
B
800/1066 1.5V B

DDR3-SODIMM2
( rPGA 989 )
PG 3,4,5,6 Panel Connector
PG 14 PG 24

FDI DMI X 4 PI3VDP411LSZDE HDMI CONN.


PG 23
LVDS PG 23
SATA-ODD SATA
HDMI
PG 35 CRT CONN.
PG 25
VGA
SATA-HDD SATA USB2.0 x 3 USB conn x 3 LAN
& Fall Sensor PG 35 PCH PG 33, 34 RTL8111DL\RJ45\Transformer
PCIEx1
PG 41
E-SATA Combo SN75LVCP412 SATA PCIEx1
C
(HM55) EXPRESS/Card Reader/1394 C
with USB CONN PG 33 PG 33
USB2.0 R5U230 PG 26,28
IHDA
PCIEx2
USB2.0 MINI-CARD
AUDIO/AMP USB2.0 WLAN
PG 32
92HD73C PG 7,8,9,10,11,12 USB2.0
Camera + D-MIC
PG 39 PG 40 MINI-CARD
SPI
WWAN
LPC PG 31
Audio Audio FLASH
SPK conn Jacks x3 4Mbyts Bluetooth BTB Conn
PG 39 PG 40 KBC BT365
PG 30 PG 32
ITE8502
17X8
PG 29 Keyboard
D D

SPI PS/2 PG 36
QUANTA
USER FLASH
INTERFACE 1Mbyts
Touchpad
Title
COMPUTER
Schematic Block Diagram1
PG 37
PG 30 PG 36 Size Document Number Rev
FM9B 3A

Date: Monday, October 05, 2009 Sheet 1 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

Table of Contents Power States


CONTROL
PAGE DESCRIPTION POWER PLANE VOLTAGE PAGE DESCRIPTION ACTIVE IN
SIGNAL
1 Schematic Block Diagram
2 Front Page +PWR_SRC 10V~+19V 24,30,45,46,47,48,49,50,51 MAIN POWER S0~S5
3-6 Clarksfield/Auburndale
+RTC_CELL +3.0V~+3.3V 08,11,29,30 RTC S0~S5
7-12 PCH
A 13-14 DDRIII SO-DIMM(204P) +5V_ALW2 +5V 37,46,52,53 LARGE POWER MAIN POWER S0~S5 A

15 Clock Generator
+5V_ALW +5V 13,33,44,46,47,48,49,50,51,52 LARGE POWER ALW_ON S0~S5
16-22 BLANK PAGE
23 HDMI CONN +3.3V_ALW +3.3V 29,30,35,36,37,42,44,45,46,47,51,52,53 8051 POWER 3.3V_ALW_ON S0~S5
24 LCD CONN
+5V_SUS +5V 11,33,34,37,51,52 SLP_S5# CTRLD POWER SUS_ON
25 CRT CONN
07,08,09,10,11,13,14,19,24,28,29,37,41,42,44
26 R5U230 +3.3V_SUS +3.3V ,48,49,50,52 SLP_S5# CTRLD POWER SUS_ON
27 BLANK PAGE
+1.5V_SUS +1.5V 03,05,13,14,47,50,52 SODIMM POWER SUS_ON
28 Express/CRard/1394
29 SIO (ITE8502) +0.75V_DDR_VTT +0.75V 13,14,47,52 SODIMM POWER RUN_ON
30 FLASH / RTC
+5V_RUN +5V 11,18,24,25,35,36,38,39,40,51,52 SLP_S3# CTRLD POWER RUN_ON
31 MINI-Card (WWAN)
3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30
32 MINI-Card (WLAN\WPAN) +3.3V_RUN +3.3V ,31,32,33,35,37,38,39,40,41,42,46,51,52,60 SLP_S3# CTRLD POWER RUN_ON
33 Left PUSB/ESATA
+1.8V_RUN +1.8V 05,11,44,52 SDVO POWER RUN_ON
34 Right USB
B 35 SATA (HDD & CD_ROM) +1.05V_VTT +1.1V 03,05,10,11,49,60 CPU POWER RUN_ON B

36 TP / KEYBOARD
+1.5V_RUN +1.5V 11,28,31,32,52 Express Card/Min Card RUN_ON
37 SWITCH / /LED
38 FAN / THERMAL +5V_HDD +5V 35 HDD Power HDDC_EN
39 Azelia CODEC
+1.05V_PCH +1.05V 08,09,11,15,48 PCH POWER RUN_ON
40 AUDIO CONN
41 LAN(RTL8111DL/RJ-45) +VCC_CORE +0.7V~+1.77V 05,51 CPU CORE POWER IMVP_VR_ON
42 System Reset Circuit LCDVCC_TST_EN
+LCDVCC +3.3V 24 LCD Power & ENVDD
43 Blank Page
44 1.8V_RUN(RT9018/RT9024) +5V_MOD +5V 35 MOD Power MODC_EN
45 Charger (MAX8731)
46 3V/5V (TPS51427A)
47 1.5_DDR/0.75(TPS51116)
48 1.05V_PCH(TPS51218)
49 1.05_VTT(TPS51218)
C C
50 GFX_VCORE (MAX17028)
51 CPU CORE(MAX17036) GND PLANE PAGE DESCRIPTION
52 Run Power Switch
53 DCin & Batt GND ALL
54 PAD & SCREW
55 EMI CAP
56 SMBUS BLOCK
57 THERMAL MAP
58 Power Block Diagram
59 Power sequence Block
60 XDP

D D

QUANTA
Title
COMPUTER
Index & Power Status

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 2 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

83
83
U26A 91
B26 PEG_ICOMPI R370 49.9/F U26B 91
PEG_ICOMPI H_COMP3
PEG_ICOMPO A26 AT23 COMP3
7 DMI_TXN0 A24 DMI_RX#[0] PEG_RCOMPO B27 BCLK A16 CLK_CPU_BCLK 10

MISC
R368 750/F H_COMP2
D 7 DMI_TXN1 C23
B22
DMI_RX#[1] PEG_RBIAS A25
Q2 AT24 COMP2 BCLK# B16 CLK_CPU_BCLK# 10 D
7 DMI_TXN2 DMI_RX#[2] H_COMP1

CLOCKS
7 DMI_TXN3 A21 DMI_RX#[3] PEG_RX#[0] K35 G16 COMP1 BCLK_ITP AR30 BCLK_ITP 60
PEG_RX#[1] J34 BCLK_ITP# AT30 BCLK_ITP# 60
H_COMP0
7 DMI_TXP0 B24
D23
DMI_RX[0] PEG_RX#[2] J33
G35
88 AT26 COMP0
E16 CLK_PCIE_3GPLL 9
7 DMI_TXP1 DMI_RX[1] PEG_RX#[3] PEG_CLK

DMI
7 DMI_TXP2 B23 DMI_RX[2] PEG_RX#[4] G32 PEG_CLK# D16 CLK_PCIE_3GPLL# 9
A22 F34 29 H_CPUDET# R230 *0_short TP_SKT0CC# AH24
7 DMI_TXP3 DMI_RX[3] PEG_RX#[5] SKTOCC#
PEG_RX#[6] F31 DPLL_REF_SSCLK A18 DREFSSCLK 9
7 DMI_RXN0 D24 DMI_TX#[0] PEG_RX#[7] D35 DPLL_REF_SSCLK# A17 DREFSSCLK# 9
G24 E33 H_CATERR# AK14
7 DMI_RXN1 DMI_TX#[1] PEG_RX#[8] CATERR#

THERMAL
7 DMI_RXN2 F23 DMI_TX#[2] PEG_RX#[9] C33
7 DMI_RXN3 H23 DMI_TX#[3] PEG_RX#[10] D32
PEG_RX#[11] B32 SM_DRAMRST# F6 DDR3_DRAMRST# 13,14
D25 C31 R136 *0_short H_PECI_ISO AT15
7 DMI_RXP0 DMI_TX[0] PEG_RX#[12] 10 H_PECI PECI
F24 B28 AL1 SM_RCOMP_0
7 DMI_RXP1 DMI_TX[1] PEG_RX#[13] SM_RCOMP[0]
E23 B30 AM1 SM_RCOMP_1
7 DMI_RXP2 DMI_TX[2] PEG_RX#[14] SM_RCOMP[1]
G23 A31 AN1 SM_RCOMP_2 +1.05V_VTT
7 DMI_RXP3 DMI_TX[3] PEG_RX#[15] SM_RCOMP[2]
H_PROCHOT#_D AN26 PROCHOT# R154 2
PEG_RX[0] J35 PM_EXT_TS#[0] AN15 1 10K

DDR3
MISC
H34 AP15 R155 2 1 10K
PEG_RX[1] PM_EXT_TS#[1] R153 *0_short
7 FDI_TXN[7:0] PEG_RX[2] H33 PM_EXTTS#0 13
FDI_TXN0 E22 F35 10 H_THERM R178 *0_short AK15 R177 *0_short PM_EXTTS#1 14
FDI_TXN1 FDI_TX#[0] PEG_RX[3] THERMTRIP#
D21 FDI_TX#[1] PEG_RX[4] G33
FDI_TXN2
FDI_TXN3
D19
D18
FDI_TX#[2] PEG_RX[5] E34
F32 AT28 XDP_PRDY# 60
Q2
FDI_TXN4 FDI_TX#[3] PEG_RX[6] PRDY# XDP_PREQ# R156
G21 FDI_TX#[4] PEG_RX[7] D34 PREQ# AP27 XDP_PREQ# 60
FDI_TXN5 *12.4K/F_NC
PCI EXPRESS -- GRAPHICS
E19 FDI_TX#[5] PEG_RX[8] F33
FDI_TXN6 F21 B33 AN28 XDP_TCLK XDP_TCLK 60
FDI_TX#[6] PEG_RX[9] TCK
Intel(R) FDI

FDI_TXN7 G18 D31 60 H_CPURST# H_CPURST# AP26 AP28 XDP_TMS XDP_TMS 60


FDI_TX#[7] PEG_RX[10] RESET_OBS# TMS

PWR MANAGEMENT
A32 AT27 XDP_TRST# XDP_TRST# 60
PEG_RX[11] TRST# T39

JTAG & BPM


7 FDI_TXP[7:0] PEG_RX[12] C30
FDI_TXP0 D22 A28 7 PM_SYNC AL15 AT29 XDP_TDI_R T38
FDI_TXP1 FDI_TX[0] PEG_RX[13] PM_SYNC TDI XDP_TDO_R T40
C21 FDI_TX[1] PEG_RX[14] B29 TDO AR27
FDI_TXP2 D20 A30 AR29 XDP_TDI_M
C FDI_TXP3 FDI_TX[2] PEG_RX[15] TDI_M XDP_TDO_M C
C18 FDI_TX[3] AN14 VCCPWRGOOD_1 TDO_M AP29
FDI_TXP4 G22 L33
FDI_TXP5 FDI_TX[4] PEG_TX#[0] H_DBR#_R R119 *0_short
E20 FDI_TX[5] PEG_TX#[1] M35 DBR# AN25 XDP_DBRESET# 7,60
FDI_TXP6 F20 M33 10,60 H_PWRGOOD AN27
FDI_TXP7 FDI_TX[6] PEG_TX#[2] VCCPWRGOOD_0
G19 FDI_TX[7] PEG_TX#[3] M30 XDP_OBS[0:7] 60
L31 AJ22 XDP_OBS0_R R106 *0_short
XDP_OBS0
PEG_TX#[4] PM_DRAM_PWRGD BPM#[0] XDP_OBS1_R R120 XDP_OBS1
*0_short
7 FDI_FSYNC0 F17 FDI_FSYNC[0] PEG_TX#[5] K32 7 PM_DRAM_PWRGD AK13 SM_DRAMPWROK BPM#[1] AK22
E17 M29 AK24 XDP_OBS2_R R110 *0_short
XDP_OBS2
7 FDI_FSYNC1 FDI_FSYNC[1] PEG_TX#[6] BPM#[2]
J31 AJ24 XDP_OBS3_R R105 *0_short
XDP_OBS3
PEG_TX#[7] BPM#[3] XDP_OBS4_R R108 *0_short
XDP_OBS4
7 FDI_INT C17 FDI_INT PEG_TX#[8] K29 42 H_VTTPWRGD AM15 VTTPWRGOOD BPM#[4] AJ25
H30 AH22 XDP_OBS5_R R109 *0_short
XDP_OBS5
PEG_TX#[9] BPM#[5] XDP_OBS6_R R121 XDP_OBS6
*0_short
7 FDI_LSYNC0 F18 FDI_LSYNC[0] PEG_TX#[10] H29 BPM#[6] AK23
D17 F29 60 H_PWRGD_XDP AM26 AH23 XDP_OBS7_R R111 *0_short
XDP_OBS7
7 FDI_LSYNC1 FDI_LSYNC[1] PEG_TX#[11] TAPPWRGOOD BPM#[7]
PEG_TX#[12] E28
PEG_TX#[13] D29
R143 1.5K/F
PEG_TX#[14] D27
C26
9,26,28,29,31,32,41 PLTRST# AL14 RSTIN# Q2
PEG_TX#[15] 30
L34 R142
PEG_TX[0] +1.5V_SUS Clarksfield/Auburndale
PEG_TX[1] M34 750/F
PEG_TX[2] M32
PEG_TX[3] L30
PEG_TX[4] M31
PEG_TX[5] K31
PEG_TX[6] M28
H31 R140
CPU THERMTRIP
PEG_TX[7] 1.1K/F
PEG_TX[8] K28
PEG_TX[9] G30
G29 PM_DRAM_PWRGD +3.3V_RUN
PEG_TX[10] PM_THRMTRIP# 46
PEG_TX[11] F28
PEG_TX[12] E27
PEG_TX[13] D28
C27 R141
PEG_TX[14] 3K/F R198
PEG_TX[15] C25

3
B 10M Q12 B
2 2N7002W-7-F XDP_TDI_R XDP_TDI 60

3
R415 0

1
Clarksfield/Auburndale H_THERM 2 XDP_TDO_M XDP_TDO 60

1
C227 R416 *0_NC
Q11 0.1U

2
MMST3904-7-F 16 R402
XDP_TRST#
0
R434
XDP_TDI_M 51
R414 *0_NC
XDP_TDO_R
R417 0
Processor Processor Compensation Signals
Pullups DDR3 Compensation Signals
+1.05V_VTT

H_COMP0 SM_RCOMP_2

H_COMP1 SM_RCOMP_1

H_COMP2 SM_RCOMP_0 T7 +1.05V_VTT


R96 R95 R91
49.9/F 49.9/F *68_NC H_COMP3 XDP_TMS R89 *51_NC
XDP_TDI_R R435 *51_NC
XDP_PREQ# R90 *51_NC
H_CATERR# R114 R113 R112 XDP_TCLK R104 *51_NC
R137 R72 R138 R139 130/F 24.9/F 100/F T3
H_PROCHOT#_D 49.9/F 49.9/F 20/F 20/F

H_CPURST#

A A

QUANTA
Title
COMPUTER
AUBURNDA 1/4

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 3 of 65


5 4 3 2 1
5 4 3 2 1

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3) 83


83 U26D
U26C 91
91

14 M_B_DQ[63:0] SB_CK[0] W8 M_B_CLK0 14


SA_CK[0] AA6 M_A_CLK0 13 SB_CK#[0] W9 M_B_CLK0# 14
AA7 M_A_CLK0# 13 M_B_DQ0 B5 M3 M_B_CKE0 14
D SA_CK#[0] M_B_DQ1 SB_DQ[0] SB_CKE[0] D
13 M_A_DQ[63:0] SA_CKE[0] P7 M_A_CKE0 13 A5 SB_DQ[1]
M_A_DQ0 A10 M_B_DQ2 C3
M_A_DQ1 SA_DQ[0] M_B_DQ3 SB_DQ[2]
C10 SA_DQ[1] B3 SB_DQ[3] SB_CK[1] V7 M_B_CLK1 14
M_A_DQ2 C7 M_B_DQ4 E4 V6 M_B_CLK1# 14
M_A_DQ3 SA_DQ[2] M_B_DQ5 SB_DQ[4] SB_CK#[1]
A7 SA_DQ[3] SA_CK[1] Y6 M_A_CLK1 13 A6 SB_DQ[5] SB_CKE[1] M2 M_B_CKE1 14
M_A_DQ4 B10 Y5 M_A_CLK1# 13 M_B_DQ6 A4
M_A_DQ5 SA_DQ[4] SA_CK#[1] M_B_DQ7 SB_DQ[6]
D10 SA_DQ[5] SA_CKE[1] P6 M_A_CKE1 13 C4 SB_DQ[7]
M_A_DQ6 E10 M_B_DQ8 D1
M_A_DQ7 SA_DQ[6] M_B_DQ9 SB_DQ[8]
A8 SA_DQ[7] D2 SB_DQ[9]
M_A_DQ8 D8 M_B_DQ10 F2 AB8 M_B_CS0# 14
M_A_DQ9 SA_DQ[8] M_B_DQ11 SB_DQ[10] SB_CS#[0]
F10 SA_DQ[9] SA_CS#[0] AE2 M_A_CS0# 13 F1 SB_DQ[11] SB_CS#[1] AD6 M_B_CS1# 14
M_A_DQ10 E6 AE8 M_A_CS1# 13 M_B_DQ12 C2
M_A_DQ11 SA_DQ[10] SA_CS#[1] M_B_DQ13 SB_DQ[12]
F7 SA_DQ[11] F5 SB_DQ[13]
M_A_DQ12 E9 M_B_DQ14 F3
M_A_DQ13 SA_DQ[12] M_B_DQ15 SB_DQ[14]
B7 SA_DQ[13] G4 SB_DQ[15] SB_ODT[0] AC7 M_B_ODT0 14
M_A_DQ14 E7 AD8 M_A_ODT0 13 M_B_DQ16 H6 AD1 M_B_ODT1 14
M_A_DQ15 SA_DQ[14] SA_ODT[0] M_B_DQ17 SB_DQ[16] SB_ODT[1]
C6 SA_DQ[15] SA_ODT[1] AF9 M_A_ODT1 13 G2 SB_DQ[17]
M_A_DQ16 H10 M_B_DQ18 J6
M_A_DQ17 SA_DQ[16] M_B_DQ19 SB_DQ[18]
G8 SA_DQ[17] J3 SB_DQ[19]
M_A_DQ18 K7 M_B_DQ20 G1 M_B_DM[7:0] 14
M_A_DQ19 SA_DQ[18] M_B_DQ21 SB_DQ[20] M_B_DM0
J8 SA_DQ[19] G5 SB_DQ[21] SB_DM[0] D4
M_A_DQ20 G7 M_B_DQ22 J2 E1 M_B_DM1
M_A_DQ21 SA_DQ[20] M_B_DQ23 SB_DQ[22] SB_DM[1] M_B_DM2
G10 SA_DQ[21] M_A_DM[7:0] 13 J1 SB_DQ[23] SB_DM[2] H3
M_A_DQ22 J7 B9 M_A_DM0 M_B_DQ24 J5 K1 M_B_DM3
M_A_DQ23 SA_DQ[22] SA_DM[0] M_A_DM1 M_B_DQ25 SB_DQ[24] SB_DM[3] M_B_DM4
J10 SA_DQ[23] SA_DM[1] D7 K2 SB_DQ[25] SB_DM[4] AH1
M_A_DQ24 L7 H7 M_A_DM2 M_B_DQ26 L3 AL2 M_B_DM5
M_A_DQ25 SA_DQ[24] SA_DM[2] M_A_DM3 M_B_DQ27 SB_DQ[26] SB_DM[5] M_B_DM6
M6 SA_DQ[25] SA_DM[3] M7 M1 SB_DQ[27] SB_DM[6] AR4
M_A_DQ26 M8 AG6 M_A_DM4 M_B_DQ28 K5 AT8 M_B_DM7
M_A_DQ27 SA_DQ[26] SA_DM[4] M_A_DM5 M_B_DQ29 SB_DQ[28] SB_DM[7]
L9 SA_DQ[27] SA_DM[5] AM7 K4 SB_DQ[29]
C M_A_DQ28 L6 AN10 M_A_DM6 M_B_DQ30 M4 C
M_A_DQ29 SA_DQ[28] SA_DM[6] M_A_DM7 M_B_DQ31 SB_DQ[30]
K8 SA_DQ[29] SA_DM[7] AN13 N5 SB_DQ[31]
M_A_DQ30 N8 M_B_DQ32 AF3
M_A_DQ31 SA_DQ[30] M_B_DQ33 SB_DQ[32]
P9 SA_DQ[31] AG1 SB_DQ[33] M_B_DQS#[7:0] 14
M_A_DQ32 AH5 M_B_DQ34 AJ3 D5 M_B_DQS#0
M_A_DQ33 SA_DQ[32] M_B_DQ35 SB_DQ[34] SB_DQS#[0] M_B_DQS#1
AF5 SA_DQ[33] M_A_DQS#[7:0] 13 AK1 SB_DQ[35] SB_DQS#[1] F4
M_A_DQ34 AK6 C9 M_A_DQS#0 M_B_DQ36 AG4 J4 M_B_DQS#2
SA_DQ[34] SA_DQS#[0] SB_DQ[36] SB_DQS#[2]
DDR SYSTEM MEMORY A

M_A_DQ35 AK7 F8 M_A_DQS#1 M_B_DQ37 AG3 L4 M_B_DQS#3


M_A_DQ36 SA_DQ[35] SA_DQS#[1] M_A_DQS#2 M_B_DQ38 SB_DQ[37] SB_DQS#[3] M_B_DQS#4
AF6 SA_DQ[36] SA_DQS#[2] J9 AJ4 SB_DQ[38] SB_DQS#[4] AH2
M_A_DQ37 M_A_DQS#3 M_B_DQ39 M_B_DQS#5

DDR SYSTEM MEMORY - B


AG5 SA_DQ[37] SA_DQS#[3] N9 AH4 SB_DQ[39] SB_DQS#[5] AL4
M_A_DQ38 AJ7 AH7 M_A_DQS#4 M_B_DQ40 AK3 AR5 M_B_DQS#6
M_A_DQ39 SA_DQ[38] SA_DQS#[4] M_A_DQS#5 M_B_DQ41 SB_DQ[40] SB_DQS#[6] M_B_DQS#7
AJ6 SA_DQ[39] SA_DQS#[5] AK9 AK4 SB_DQ[41] SB_DQS#[7] AR8
M_A_DQ40 AJ10 AP11 M_A_DQS#6 M_B_DQ42 AM6
M_A_DQ41 SA_DQ[40] SA_DQS#[6] M_A_DQS#7 M_B_DQ43 SB_DQ[42]
AJ9 SA_DQ[41] SA_DQS#[7] AT13 AN2 SB_DQ[43]
M_A_DQ42 AL10 M_B_DQ44 AK5
M_A_DQ43 SA_DQ[42] M_B_DQ45 SB_DQ[44]
AK12 SA_DQ[43] AK2 SB_DQ[45]
M_A_DQ44 AK8 M_B_DQ46 AM4
M_A_DQ45 SA_DQ[44] M_B_DQ47 SB_DQ[46]
AL7 SA_DQ[45] M_A_DQS[7:0] 13 AM3 SB_DQ[47] M_B_DQS[7:0] 14
M_A_DQ46 AK11 C8 M_A_DQS0 M_B_DQ48 AP3 C5 M_B_DQS0
M_A_DQ47 SA_DQ[46] SA_DQS[0] M_A_DQS1 M_B_DQ49 SB_DQ[48] SB_DQS[0] M_B_DQS1
AL8 SA_DQ[47] SA_DQS[1] F9 AN5 SB_DQ[49] SB_DQS[1] E3
M_A_DQ48 AN8 H9 M_A_DQS2 M_B_DQ50 AT4 H4 M_B_DQS2
M_A_DQ49 SA_DQ[48] SA_DQS[2] M_A_DQS3 M_B_DQ51 SB_DQ[50] SB_DQS[2] M_B_DQS3
AM10 SA_DQ[49] SA_DQS[3] M9 AN6 SB_DQ[51] SB_DQS[3] M5
M_A_DQ50 AR11 AH8 M_A_DQS4 M_B_DQ52 AN4 AG2 M_B_DQS4
M_A_DQ51 SA_DQ[50] SA_DQS[4] M_A_DQS5 M_B_DQ53 SB_DQ[52] SB_DQS[4] M_B_DQS5
AL11 SA_DQ[51] SA_DQS[5] AK10 AN3 SB_DQ[53] SB_DQS[5] AL5
M_A_DQ52 AM9 AN11 M_A_DQS6 M_B_DQ54 AT5 AP5 M_B_DQS6
M_A_DQ53 SA_DQ[52] SA_DQS[6] M_A_DQS7 M_B_DQ55 SB_DQ[54] SB_DQS[6] M_B_DQS7
AN9 SA_DQ[53] SA_DQS[7] AR13 AT6 SB_DQ[55] SB_DQS[7] AR7
M_A_DQ54 AT11 M_B_DQ56 AN7
M_A_DQ55 SA_DQ[54] M_B_DQ57 SB_DQ[56]
AP12 SA_DQ[55] AP6 SB_DQ[57]
M_A_DQ56 AM12 M_B_DQ58 AP8
M_A_DQ57 SA_DQ[56] M_B_DQ59 SB_DQ[58]
B
AN12 SA_DQ[57] M_A_A[15:0] 13 AT9 SB_DQ[59] B
M_A_DQ58 AM13 Y3 M_A_A0 M_B_DQ60 AT7
M_A_DQ59 SA_DQ[58] SA_MA[0] M_A_A1 M_B_DQ61 SB_DQ[60]
AT14 SA_DQ[59] SA_MA[1] W1 AP9 SB_DQ[61]
M_A_DQ60 AT12 AA8 M_A_A2 M_B_DQ62 AR10 M_B_A[15:0] 14
M_A_DQ61 SA_DQ[60] SA_MA[2] M_A_A3 M_B_DQ63 SB_DQ[62] M_B_A0
AL13 SA_DQ[61] SA_MA[3] AA3 AT10 SB_DQ[63] SB_MA[0] U5
M_A_DQ62 AR14 V1 M_A_A4 V2 M_B_A1
M_A_DQ63 SA_DQ[62] SA_MA[4] M_A_A5 SB_MA[1] M_B_A2
AP14 SA_DQ[63] SA_MA[5] AA9 SB_MA[2] T5
V8 M_A_A6 V3 M_B_A3
SA_MA[6] M_A_A7 SB_MA[3] M_B_A4
SA_MA[7] T1 SB_MA[4] R1
Y9 M_A_A8 14 M_B_BS0 AB1 T8 M_B_A5
SA_MA[8] M_A_A9 SB_BS[0] SB_MA[5] M_B_A6
13 M_A_BS0 AC3 SA_BS[0] SA_MA[9] U6 14 M_B_BS1 W5 SB_BS[1] SB_MA[6] R2
13 M_A_BS1 AB2 AD4 M_A_A10 14 M_B_BS2 R7 R6 M_B_A7
SA_BS[1] SA_MA[10] M_A_A11 SB_BS[2] SB_MA[7] M_B_A8
13 M_A_BS2 U7 SA_BS[2] SA_MA[11] T2 SB_MA[8] R4
U3 M_A_A12 R5 M_B_A9
SA_MA[12] M_A_A13 SB_MA[9] M_B_A10
SA_MA[13] AG8 14 M_B_CAS# AC5 SB_CAS# SB_MA[10] AB5
T3 M_A_A14 14 M_B_RAS# Y7 P3 M_B_A11
SA_MA[14] M_A_A15 SB_RAS# SB_MA[11] M_B_A12
13 M_A_CAS# AE1 SA_CAS# SA_MA[15] V9 14 M_B_WE# AC6 SB_W E# SB_MA[12] R3
13 M_A_RAS# AB3 AF7 M_B_A13
SA_RAS# SB_MA[13] M_B_A14
13 M_A_WE# AE9 SA_W E# SB_MA[14] P5
N1 M_B_A15
SB_MA[15]

Clarksfield/Auburndale

A A
Channel A DQ[15,32,48,54], DM[5] Clarksfield/Auburndale
Requires minimum 12mils spacing
with all other signals, including data signals.
Channel B DQ[16,18,36,42,56,57,60,61,62]
QUANTA
Requires minimum 12mils spacing
with all other signals, including data signals. Title
COMPUTER
AUBURNDA 2/4

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 4 of 65


5 4 3 2 1
5 4 3 2 1

U26F 91
CPU Core Power AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)
83
+VCC_CORE +1.05V_VTT
83
AG35 AH14 U26G 91
VCC1 VTT0_1
AG34 VCC2 VTT0_2 AH12
AG33 VCC3 VTT0_3 AH11 AT21 VAXG1
AG32 AH10 C440 C99 C119 C79 C25 C56 C77 C406 C407 AT19 AR22 VCC_AXG_SENSE 50
VCC4 VTT0_4 10U 10U 10U 10U 10U 10U 10U *10U_NC *10U_NC VAXG2 VAXG_SENSE

SENSE
LINES
AG31 VCC5 VTT0_5 J14 AT18 VAXG3 VSSAXG_SENSE AT22 VSS_AXG_SENSE 50
AG30 VCC6 VTT0_6 J13 AT16 VAXG4
D AG29 H14 AR21 D
VCC7 VTT0_7 +VCC_GFX_CORE VAXG5
AG28 VCC8 VTT0_8 H12 AR19 VAXG6
AG27 VCC9 VTT0_9 G14 AR18 VAXG7
AG26 G13 +1.05V_VTT AR16 AM22 GFXVR_VID_0 50
VCC10 VTT0_10 VAXG8 GFX_VID[0]
AF35 VCC11 VTT0_11 G12 AP21 VAXG9 GFX_VID[1] AP22 GFXVR_VID_1 50

GRAPHICS VIDs
AF34 VCC12 VTT0_12 G11 AP19 VAXG10 GFX_VID[2] AN22 GFXVR_VID_2 50
AF33 F14 + C209 C186 C208 C185 C187 AP18 AP23
VCC13 VTT0_13 VAXG11 GFX_VID[3] GFXVR_VID_3 50
AF32 F13 330U 22U 22U 10U 10U AP16 AM23 GFXVR_VID_4 50
VCC14 VTT0_14 C29 C28 C409 7343 VAXG12 GFX_VID[4]
AF31 VCC15 VTT0_15 F12 AN21 VAXG13 GFX_VID[5] AP24 GFXVR_VID_5 50

GRAPHICS
AF30 F11 22U 22U 22U 2.5 AN19 AN24 GFXVR_VID_6 50
VCC16 VTT0_16 VAXG14 GFX_VID[6] R92 4.7K/F
AF29 VCC17 VTT0_17 E14 AN18 VAXG15
AF28 VCC18 VTT0_18 E12 AN16 VAXG16
AF27 D14 AM21 AR25 GFXVR_EN GFXVR_EN 50
VCC19 VTT0_19 VAXG17 GFX_VR_EN
AF26 VCC20 VTT0_20 D13 AM19 VAXG18 GFX_DPRSLPVR AT25 GFXVR_DPRSLPVR 50
AD35 D12 AM18 AM24

1.1V RAIL POWER


VCC21 VTT0_21 VAXG19 GFX_IMON GFXVR_IMON 50
AD34 VCC22 VTT0_22 D11 AM16 VAXG20
AD33 C14 AL21 R413 *1K/F_NC
VCC23 VTT0_23 VAXG21
AD32 VCC24 VTT0_24 C13 AL19 VAXG22
AD31 C12 AL18 +1.5V_SUS
VCC25 VTT0_25 VAXG23
AD30 VCC26 VTT0_26 C11 AL16 VAXG24
AD29 VCC27 VTT0_27 B14 AK21 VAXG25 VDDQ1 AJ1
AD28 VCC28 VTT0_28 B12 AK19 VAXG26 VDDQ2 AF1
AD27 A14 AK18 AE7

- 1.5V RAILS
VCC29 VTT0_29 VAXG27 VDDQ3 C80 C82 C100 C101 C81
AD26 VCC30 VTT0_30 A13 AK16 VAXG28 VDDQ4 AE4
AC35 A12 AJ21 AC1 1U 1U 1U 1U 1U
VCC31 VTT0_31 VAXG29 VDDQ5
AC34 VCC32 VTT0_32 A11 AJ19 VAXG30 VDDQ6 AB7
AC33 VCC33 AJ18 VAXG31 VDDQ7 AB4
AC32 VCC34 AJ16 VAXG32 VDDQ8 Y1
AC31 +1.05V_VTT AH21 W7
VCC35 VAXG33 VDDQ9

POWER
AC30 VCC36 VTT0_33 AF10 AH19 VAXG34 VDDQ10 W4
AC29 AE10 AH18 U1 + C137 C165 C102 +VCC_CORE
VCC37 VTT0_34 VAXG35 VDDQ11 330U 22U 22U
AC28 VCC38 VTT0_35 AC10 AH16 VAXG36 VDDQ12 T7
CPU CORE SUPPLY

C AC27 AB10 T4 7343 C


VCC39 VTT0_36 +1.05V_VTT VDDQ13 2.5
AC26 VCC40 VTT0_37 Y10 VDDQ14 P1
AA35 W10 C408 C55 N7
VCC41 VTT0_38 22U 22U VDDQ15 C113 C114 C410 C116 C115 C456
AA34 VCC42 VTT0_39 U10 VDDQ16 N4

DDR3
22U 22U 22U 22U 22U 22U
AA33
AA32
VCC43 VTT0_40 T10
J12
3 J24
VDDQ17 L1
H1
VCC44 VTT0_41 VTT1_45 VDDQ18

FDI
AA31 VCC45 VTT0_42 J11 J23 VTT1_46
AA30 J16 H25 +1.05V_VTT
VCC46 VTT0_43 C441 C120 VTT1_47
AA29 VCC47 VTT0_44 J15
AA28 22U 22U
VCC48
AA27 VCC49 VTT0_59 P10
AA26 VTT0_43,VTT0_44: N10 C412 C69 C72 C73 C455 C397
VCC50 VTT0_60 + C23 22U 22U 22U 22U 22U 22U
Y35 VCC51 CRB(V1.0)P13 VTT0_61 L10
Y34 Why add 0ohm?? Is it trace width control?? K10 C98 C78 *330U_NC
VCC52 VTT0_62 10U 10U 7343
Y33 VCC53
Y32 2.5
VCC54
Y31 VCC55
VTT0_43,VTT0_44:(Intel feedback)
Y30 VCC56 They are connected to hidden page for

1.1V
Y29 VCC57 intel validation purpose. VTT1_63 J22
Y28 K26 J20 C117 C94 C92 C96 C95 C426 C443 C442
VCC58 VTT1_48 VTT1_64 10U 10U 10U 10U 10U 10U 10U 10U
Y27 VCC59 J27 VTT1_49 VTT1_65 J18

PEG & DMI


Y26 J26 H21 C381 C404
VCC60 C422 C423 C385 C405 VTT1_50 VTT1_66 22U 22U
V35 VCC61 PSI# AN33 H_PSI# 51 J25 VTT1_51 VTT1_67 H20
V34 22U 22U 22U 22U H27 H19
POWER

VCC62 VTT1_52 VTT1_68


V33 VCC63 G28 VTT1_53
V32 AK35 VID0 G27 +1.8V_RUN
VCC64 VID[0] VID0 51 VTT1_54
V31 AK33 VID1 VID1 51 G26
VCC65 VID[1] VID2 VTT1_55 C112 C97 C93 C75 C74 C70 C118 C425
V30 VCC66 VID[2] AK34 VID2 51 F26 VTT1_56
V29 AL35 VID3 VID3 51 E26 L26 10U 10U 10U 10U 10U 10U 10U 10U
VCC67 VID[3] VTT1_57 VCCPLL1
CPU VIDS

1.8V
V28 AL33 VID4 VID4 51 E25 L27
VCC68 VID[4] VID5 VTT1_58 VCCPLL2
V27 VCC69 VID[5] AM33 VID5 51 VCCPLL3 M26
V26 AM35 VID6 VID6 51 C51 C52 C54 C53 C411
B VCC70 VID[6] DPRSLPVR 1U 1U 2.2U 4.7U/6.3V 22U B
U35 VCC71 PROC_DPRSLPVR AM34 DPRSLPVR 51
U34 VCC72
U33 VCC73
U32 + C71 + C76
VCC74 *470U_NC
U31
U30
VCC75 VTT_SELECT G15
T5
56 330U
VCC76 2
U29 Clarksfield/Auburndale
VCC77 7343
U28
U27
VCC78
VCC79
80
U26 +VCC_CORE
VCC80
R35 VCC81
R34 VCC82
R33 VCC_SENSE & VSS_SENSE:
VCC83 R380 SC(V1.0)P19 +1.05V_VTT
R32 VCC84 ISENSE AN35 I_MON 51
R31 100/F 100- ±1% pull-down to GND near processor
VCC85
R30 VCC86
R29 VCC87
R28 AJ34
SENSE LINES

VCC88 VCC_SENSE VCCSENSE 51


R27 VCC89 VSS_SENSE AJ35 VSSSENSE 51
R26 R19 R20 R21 R22 R23 R24 R25 R399 R400
VCC90 1K 1K 1K *1K_NC *1K_NC 1K *1K_NC 1K *1K_NC
P35 VCC91
P34 VCC92 VTT_SENSE B15 VTT_SENSE 49
P33 A15 TP_VSS_SENSE_VTT VID0
VCC93 VSS_SENSE_VTT T36 R381 VID1
P32 VCC94
P31 100/F VID2
VCC95 VID3
P30 VCC96
P29 VID4
VCC97 VSS_SENSE_VTT: VID5
P28 VCC98
P27 SC(V1.0)P20 PROC_DPRSLPVR: VID6
VCC99 Connect VSS_SENSE_VTT to GND SC(V1.0)P19: DPRSLPVR
P26 VCC100 or can be left floating. It is important to have the resistor stuffing options H_PSI#
Note: CRB has the VSS_SENSE_VTT floating. in the design for the Turbo functionality.
A The stuffing and no-stuffing of the resistors A
will depend on the POC configuration of AUB
and CFD Note: R358 R357 R356 R355 R354 R353 R352 R397 R398
CRB(V1.0)P67: For Validating IMVP VR R814 should be STUFF *1K_NC *1K_NC *1K_NC 1K 1K *1K_NC 1K *1K_NC 1K
uses 1K pull-up and pull-down resistors and R827 NO_STUFF

Clarksfield/Auburndale
CRB default setting is "1"
QUANTA
AUBURNDALE/CLARKSFIELD PROCESSOR (POWER) Title
COMPUTER
AUBURNDA 3/4

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 5 of 65


5 4 3 2 1
5 4 3 2 1

AUBURNDALE/CLARKSFIELD PROCESSOR (GND) AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)


91 U26H 83 U26I 83 U26E 83
91 91
AT20 VSS1 VSS81 AE34 RSVD32 AJ13
AT17 VSS2 VSS82 AE33 RSVD33 AJ12
AR31 VSS3 VSS83 AE32 K27 VSS161
AR28 VSS4 VSS84 AE31 K9 VSS162 AP25 RSVD1
AR26 VSS5 VSS85 AE30 K6 VSS163 AL25 RSVD2 RSVD34 AH25
AR24 VSS6 VSS86 AE29 K3 VSS164 AL24 RSVD3 RSVD35 AK26
AR23 VSS7 VSS87 AE28 J32 VSS165 AL22 RSVD4
AR20 VSS8 VSS88 AE27 J30 VSS166 AJ33 RSVD5 RSVD36 AL26
AR17 VSS9 VSS89 AE26 J21 VSS167 AG9 RSVD6 RSVD_NCTF_37 AR2
D AR15 AE6 J19 M27 D
VSS10 VSS90 VSS168 RSVD7
AR12 VSS11 VSS91 AD10 H35 VSS169 L28 RSVD8 RSVD38 AJ26
AR9 VSS12 VSS92 AC8 H32 VSS170 +M_VREF_DQ_DIMM0 J17 SA_DIMM_VREF RSVD39 AJ27
AR6 VSS13 VSS93 AC4 H28 VSS171 +M_VREF_DQ_DIMM1 H17 SB_DIMM_VREF
AR3 VSS14 VSS94 AC2 H26 VSS172 G25 RSVD11
AP20 VSS15 VSS95 AB35 H24 VSS173 G17 RSVD12
AP17 VSS16 VSS96 AB34 H22 VSS174 E31 RSVD13 RSVD_NCTF_40 AP1
AP13 VSS17 VSS97 AB33 H18 VSS175 E30 RSVD14 RSVD_NCTF_41 AT2
AP10 VSS18 VSS98 AB32 H15 VSS176
AP7 VSS19 VSS99 AB31 H13 VSS177 RSVD_NCTF_42 AT3
AP4 VSS20 VSS100 AB30 H11 VSS178 RSVD_NCTF_43 AR1
AP2 VSS21 VSS101 AB29 H8 VSS179
AN34 VSS22 VSS102 AB28 H5 VSS180
AN31 VSS23 VSS103 AB27 H2 VSS181
AN23 VSS24 VSS104 AB26 G34 VSS182 RSVD45 AL28
AN20 AB6 G31 CFG0 AM30 AL29
VSS25 VSS105 VSS183 CFG[0] RSVD46
AN17 VSS26 VSS106 AA10 G20 VSS184 AM28 CFG[1] RSVD47 AP30
AM29 VSS27 VSS107 Y8 G9 VSS185 AP31 CFG[2] RSVD48 AP32
AM27 Y4 G6 CFG3 AL32 AL27
VSS28 VSS108 VSS186 CFG4 CFG[3] RSVD49
AM25 VSS29 VSS109 Y2 G3 VSS187 AL30 CFG[4] RSVD50 AT31
AM20 VSS30 VSS110 W 35 F30 VSS188 AM31 CFG[5] RSVD51 AT32
AM17 VSS31 VSS111 W 34 F27 VSS189 AN29 CFG[6] RSVD52 AP33
AM14 W 33 F25 CFG7 AM32 AR33
VSS32 VSS112 VSS190 CFG[7] RSVD53
AM11 VSS33 VSS113 W 32 F22 VSS191 AK32 CFG[8] RSVD_NCTF_54 AT33
AM8 W 31 F19 AK31 AT34

RESERVED
VSS34 VSS114 VSS192 CFG[9] RSVD_NCTF_55
AM5 VSS35 VSS115 W 30 F16 VSS193 AK28 CFG[10] RSVD_NCTF_56 AP35
AM2 VSS36 VSS116 W 29 E35 VSS194 AJ28 CFG[11] RSVD_NCTF_57 AR35
AL34 W 28 E32 AN30 AR32
C AL31
AL23
VSS37
VSS38
VSS39
VSS VSS117
VSS118
VSS119
W 27
W 26
E29
E24
VSS195
VSS196
VSS197
VSS AN32
AJ32
CFG[12]
CFG[13]
CFG[14]
RSVD58
C

AL20 VSS40 VSS120 W6 E21 VSS198 AJ29 CFG[15] RSVD_TP_59 E15


AL17 VSS41 VSS121 V10 E18 VSS199 AJ30 CFG[16] RSVD_TP_60 F15
AL12 VSS42 VSS122 U8 E13 VSS200 AK30 CFG[17] KEY A2
AL9 VSS43 VSS123 U4 E11 VSS201 H16 RSVD_TP_86 RSVD62 D15
AL6 VSS44 VSS124 U2 E8 VSS202 RSVD63 C15
AL3 T35 E5 AJ15 RSVD64_R R93 *0_short
VSS45 VSS125 VSS203 RSVD64 RSVD65_R R94 *0_short
AK29 VSS46 VSS126 T34 E2 VSS204 VSS_NCTF1 AT35 RSVD65 AH15
AK27 VSS47 VSS127 T33 D33 VSS205 VSS_NCTF2 AT1
AK25
AK20
VSS48 VSS128 T32
T31
D30
D26
VSS206 VSS_NCTF3 AR34
B34
B19
A19
RSVD15 Q2
VSS49 VSS129 VSS207 VSS_NCTF4 RSVD16
AK17 T30 D9 B2

NCTF
VSS50 VSS130 VSS208 VSS_NCTF5 R71 TP_RSVD17_R
*0_short
AJ31 VSS51 VSS131 T29 D6 VSS209 VSS_NCTF6 B1 A20 RSVD17
AJ23 T28 D3 A35 R369 TP_RSVD18_R
*0_short B20
VSS52 VSS132 VSS210 VSS_NCTF7 RSVD18
AJ20 VSS53 VSS133 T27 C34 VSS211 RSVD_TP_66 AA5
AJ17 VSS54 VSS134 T26 C32 VSS212 U9 RSVD19 RSVD_TP_67 AA4
AJ14
AJ11
VSS55 VSS135 T6
R10
C29
C28
VSS213 Q2 T9 RSVD20 RSVD_TP_68 R8
AD3
VSS56 VSS136 VSS214 RSVD_TP_69
AJ8 VSS57 VSS137 P8 C24 VSS215 AC9 RSVD21 RSVD_TP_70 AD2
AJ5 VSS58 VSS138 P4 C22 VSS216 AB9 RSVD22 RSVD_TP_71 AA2
AJ2 VSS59 VSS139 P2 C20 VSS217 RSVD_TP_72 AA1
AH35 VSS60 VSS140 N35 C19 VSS218 RSVD_TP_73 R9
AH34 VSS61 VSS141 N34 C16 VSS219 RSVD_TP_74 AG7
AH33 VSS62 VSS142 N33 B31 VSS220 C1 RSVD_NCTF_23 RSVD_TP_75 AE3
AH32 VSS63 VSS143 N32 B25 VSS221 A3 RSVD_NCTF_24
AH31 VSS64 VSS144 N31 B21 VSS222
AH30 VSS65 VSS145 N30 B18 VSS223 RSVD_TP_76 V4
B AH29 VSS66 VSS146 N29 B17 VSS224 RSVD_TP_77 V5 B
AH28 VSS67 VSS147 N28 B13 VSS225 RSVD_TP_78 N2
AH27 VSS68 VSS148 N27 B11 VSS226 J29 RSVD26 RSVD_TP_79 AD5
AH26 VSS69 VSS149 N26 B8 VSS227 J28 RSVD27 RSVD_TP_80 AD7
AH20 VSS70 VSS150 N6 B6 VSS228 RSVD_TP_81 W3
AH17 VSS71 VSS151 M10 B4 VSS229 A34 RSVD_NCTF_28 RSVD_TP_82 W2
AH13 VSS72 VSS152 L35 A29 VSS230 A33 RSVD_NCTF_29 RSVD_TP_83 N3
AH9 VSS73 VSS153 L32 A27 VSS231 RSVD_TP_84 AE5
AH6 VSS74 VSS154 L29 A23 VSS232 C35 RSVD_NCTF_30 RSVD_TP_85 AD9
AH3 VSS75 VSS155 L8 A9 VSS233 B35 RSVD_NCTF_31
AG10 VSS76 VSS156 L5
AF8 VSS77 VSS157 L2 VSS AP34
AF4 VSS78 VSS158 K34 Can be left NC is Intel CRM
AF2 K33 R396
VSS79 VSS159 implementation; ESD/DG
AE35 VSS80 VSS160 K30 *0_short
recommendation to GND
Clarksfield/Auburndale
Q2
Clarksfield/Auburndale Clarksfield/Auburndale

1 0
CFG4 Enabled; An external Display port
(Display Port Disabled; No Physical Display Port device is connected to the Embedded
A
The Clarkfield processor's PCI Express interface may CFG0 R176 *3.01K/F_NC Presence) attached to Embedded Diplay Port Display port
A

not meet PCI Express 2.0 jitter specifications. Intel CFG3 R107 *3.01K/F_NC CFG0
22
recommends placing a 3.01K +/- 5% pull down resistor to
VSS on CFG[7] pin for both rPGA and BGA components. CFG4 R174 *3.01K/F_NC (PCI-Epress Single PEG Bifurcation enabled
QUANTA
This pull down resistor should be removed when this
issue is fixed. CFG7 R175 *3.01K/F_NC
Configuration Select)
Title
COMPUTER
CFG3
Normal Operation Lane Numbers Reversed AUBURNDA 4/4
(PCI-Epress Static
Lane Reversal) Size Document Number Rev
FM9B 3A

Date: Thursday, October 01, 2009 Sheet 6 of 65


5 4 3 2 1
5 4 3 2 1

IBEX PEAK-M (DMI,FDI,GPIO)


85 92 115 IBEX PEAK-M (LVDS,DDI)
U29C

BC24
FDI_RXN0
BA18
BH17
FDI_TXN0 3 85 92 115
3 DMI_RXN0 DMI0RXN FDI_RXN1 FDI_TXN1 3
BJ22 BD16 U29D
3 DMI_RXN1 DMI1RXN FDI_RXN2 FDI_TXN2 3
D AW20 BJ16 PANEL_BKEN T48 BJ46 D
3 DMI_RXN2 DMI2RXN FDI_RXN3 FDI_TXN3 3 29 PANEL_BKEN L_BKLTEN SDVO_TVCLKINN
BJ20 BA16 ENVDD T47 BG46
3 DMI_RXN3 DMI3RXN FDI_RXN4 FDI_TXN4 3 24 ENVDD L_VDD_EN SDVO_TVCLKINP
FDI_RXN5 BE14 FDI_TXN5 3
3 DMI_RXP0 BD24 DMI0RXP FDI_RXN6 BA14 FDI_TXN6 3 24 BIA_PW M Y48 L_BKLTCTL SDVO_STALLN BJ48
3 DMI_RXP1 BG22 DMI1RXP FDI_RXN7 BC12 FDI_TXN7 3 SDVO_STALLP BG48
BA20 LCD_DDCCLK AB48
3 DMI_RXP2 DMI2RXP 24 LCD_DDCCLK L_DDC_CLK
BG20 BB18 LCD_DDCDAT Y45 BF45
3 DMI_RXP3 DMI3RXP FDI_RXP0 FDI_TXP0 3 24 LCD_DDCDAT L_DDC_DATA SDVO_INTN
FDI_RXP1 BF17 FDI_TXP1 3 SDVO_INTP BH45
BE22 BC16 L_CTRL_CLK AB46
3 DMI_TXN0 DMI0TXN FDI_RXP2 FDI_TXP2 3 L_CTRL_CLK
BF21 BG16 L_CTRL_DATA V48
3 DMI_TXN1 DMI1TXN FDI_RXP3 FDI_TXP3 3 L_CTRL_DATA
3 DMI_TXN2 BD20 AW16 FDI_TXP4 3
DMI2TXN FDI_RXP4 R118 2.37K MB_HDMID_SCL
3 DMI_TXN3 BE18 DMI3TXN FDI_RXP5 BD14 FDI_TXP5 3 AP39 LVD_IBG SDVO_CTRLCLK T51 MB_HDMID_SCL 23
LVDS_VBG MB_HDMID_SDA

SDVO
FDI_RXP6 BB14 FDI_TXP6 3 T12 PAD AP41 LVD_VBG SDVO_CTRLDATA T53 MB_HDMID_SDA 23
3 DMI_TXP0 BD22 BD12 FDI_TXP7 3
DMI0TXP FDI_RXP7
3 DMI_TXP1 BH21 AT43
DMI1TXP LVD_VREFH

Display port B
BC20 AT42 BG44 R384 *1K_NC +1.05V_PCH
3 DMI_TXP2 DMI2TXP LVD_VREFL DDPB_AUXN
BD18 BJ14 BJ44 R385 *1K_NC
3 DMI_TXP3 DMI3TXP FDI_INT FDI_INT 3 DDPB_AUXP
AU38 DPB_HPD_Q

DMI
FDI
DDPB_HPD

LVDS
BH25
FDI_FSYNC0
BF13 FDI_FSYNC0 3 24 LCD_ACLK- AV53
AV51
LVDSA_CLK#
BD42 DPB_LANE0_N 69
DMI_ZCOMP 24 LCD_ACLK+ LVDSA_CLK DDPB_0N
BH13 BC42 DPB_LANE0_P
FDI_FSYNC1 FDI_FSYNC1 3 DDPB_0P
+1.05V_PCH R374 49.9/F DMI_ZCOMP BF25 BB47 BJ42 DPB_LANE1_N
DMI_IRCOMP 24 LCD_A0- LVDSA_DATA#0 DDPB_1N
BJ12 BA52 BG42 DPB_LANE1_P

Digital Display Interface


FDI_LSYNC0 FDI_LSYNC0 3 24 LCD_A1- LVDSA_DATA#1 DDPB_1P
AY48 BB40 DPB_LANE2_N
24 LCD_A2- LVDSA_DATA#2 DDPB_2N
BG14 LVDSA_DATA#3 AV47 BA40 DPB_LANE2_P
FDI_LSYNC1 FDI_LSYNC1 3 T11 PAD LVDSA_DATA#3 DDPB_2P
AW38 DPB_LANE3_N
DDPB_3N DPB_LANE3_P
24 LCD_A0+ BB48 BA38
LVDSA_DATA0 DDPB_3P
C 24 LCD_A1+ BA50 C
LVDSA_DATA1
24 LCD_A2+ AY49
LVDSA_DATA3 LVDSA_DATA2
T10 PAD AV48 Y49
LVDSA_DATA3 DDPC_CTRLCLK
AB49
DDPC_CTRLDATA
T6 J12 PCIE_W AKE# AP48
3,60 XDP_DBRESET# SYS_RESET# WAKE# PCIE_W AKE# 28,32,41 24 LCD_BCLK- LVDSB_CLK#

Display port C
24 LCD_BCLK+ AP47 BE44
LVDSB_CLK DDPC_AUXN
DDPC_AUXP BD44
R165 *0_shortSYS_PW ROK M6 Y1 CLKRUN# AY53 AV40
SYS_PWROK CLKRUN# / GPIO32 CLKRUN# 29 24 LCD_B0- LVDSB_DATA#0 DDPC_HPD
24 LCD_B1- AT49 LVDSB_DATA#1
24 LCD_B2- AU52 LVDSB_DATA#2 DDPC_0N BE40

System Power Management


R458 *0_shortPW ROK B17 AT53 BD40
29 PCH_PW RGD PWROK LVDSB_DATA#3 DDPC_0P
Q5 AY51
DDPC_1N BF41
BH41
24 LCD_B0+ LVDSB_DATA0 DDPC_1P
R167 *0_shortMEPW ROK K5 P8 RSV_LPCPD# T15 AT48 BD38
MEPWROK SUS_STAT# / GPIO61 24 LCD_B1+ LVDSB_DATA1 DDPC_2N
24 LCD_B2+ AU50 LVDSB_DATA2 DDPC_2P BC38
AT51 BB36
LAN_RST# ICH_SUSCLK LVDSB_DATA3 DDPC_3N
Q2 A10 LAN_RST# SUSCLK / GPIO62 F3 T50 DDPC_3P BA36
Q5
D9 E4 SLP_S5#_R VGA_BLU AA52 U50
3 PM_DRAM_PW RGD DRAMPWROK SLP_S5# / GPIO63 SIO_SLP_S5# 29 25 VGA_BLU CRT_BLUE DDPD_CTRLCLK
VGA_GRN AB53 U52
25 VGA_GRN CRT_GREEN DDPD_CTRLDATA
VGA_RED AD53
25 VGA_RED CRT_RED
ICH_RSMRST# SLP_S4#_R
29 ICH_RSMRST# C16
RSMRST# SLP_S4#
H7 T60 82

Display port D
DDPD_AUXN BC46
25 G_CLK_DDC2 V51 CRT_DDC_CLK DDPD_AUXP BD46
29 SUS_PW R_ACK M1 P12 SLP_S3#_R V53 AT38
SUS_PWR_DN_ACK / GPIO30 SLP_S3# SIO_SLP_S3# 29 25 G_DAT_DDC2 CRT_DDC_DATA DDPD_HPD
B B
BJ40
SLP_M#_R R528 33 DDPD_0N
29 SIO_PW RBTN# P5 PWRBTN# SLP_M# K8 T24 25 VGAHSYNC Y53 CRT_HSYNC DDPD_0P BG40
R529 33 Y51 BJ38
25 VGAVSYNC CRT_VSYNC DDPD_1N
DDPD_1P BG38

CRT
29 AC_PRESENT P7
ACPRESENT / GPIO31 TP23
N2 T37 76 R131 1K AD48
DDPD_2N
BF37
BH37
DAC_IREF DDPD_2P
AB51 BE36
PM_BATLOW # CRT_IRTN DDPD_3N
A6 BJ10 PM_SYNC 3 BD36
BATLOW# / GPIO72 PMSYNCH DDPD_3P
IbexPeak-M_R1P0
PM_RI# F14 F6 PM_SLP_LAN#_R T22
RI# SLP_LAN# / GPIO29
+5V_RUN
107 IbexPeak-M_R1P0 For UMA HDMI Function Q45

2
+3.3V_RUN 2N7002K-T1-E3

CLKRUN# R410 10K DPB_HPD_Q 1 3 MB_HDMID_HPD 23


MB_HDMID_SCL
LCD_DDCDAT R132 2 1 2.2K
107 +3.3V_RUN 1
R436 2.2K
2

1 2 MB_HDMID_SDA R383
LCD_DDCCLK R133 2 1 2.2K Close to VGA side R438 2.2K 100K R382 *0_NC

L_CTRL_CLK R134 10K PCH_PW RGD R168 10K


VGA_BLU R405 2 1 150/F
L_CTRL_DATA R135 10K ICH_RSMRST# R477 10K
A VGA_GRN R404 2 1 150/F DPB_LANE0_N C47 0.1U A
HDMID_DATA2_N 23
XDP_DBRESET# R350 1K LAN_RST# R461 10K DPB_LANE0_P C48 0.1U
37 VGA_RED R403 2 1 150/F
HDMID_DATA2_P 23
+3.3V_SUS
PANEL_BKEN R173 2 1 100K
DPB_LANE1_N
DPB_LANE1_P
C50
C49
0.1U
0.1U
HDMID_DATA1_N
HDMID_DATA1_P
23
23
QUANTA
PM_RI# R480 10K

PCIE_W AKE# R188 1K


ENVDD R170 2 1 100K DPB_LANE2_N
DPB_LANE2_P
C65
C66
0.1U
0.1U
HDMID_DATA0_N 23
Title
COMPUTER
HDMID_DATA0_P 23
IBEX PEAK-M 2/6
PM_BATLOW # R465 8.2K DPB_LANE3_N C68 0.1U
HDMID_CLK_N 23
DPB_LANE3_P C67 0.1U Size Document Number Rev
HDMID_CLK_P 23
FM9B 3A

Date: W ednesday, October 07, 2009 Sheet 7 of 65


5 4 3 2 1
5 4 3 2 1

+RTC_CELL
D 107 D

C495
R459 20K 18P/50V
IBEX PEAK-M (HDA,JTAG,SATA)

2
1
C481

1U Y4 R478
32.768KHZ 10M 85 92 115
C494

3
4
U29A
R475 20K 18P/50V
RTC_X1 B13 D33
RTCX1 FWH0 / LAD0 LPC_LAD0 29,32
C493 RTC_X2 D13 B33
RTCX2 FWH1 / LAD1 LPC_LAD1 29,32
Cap values depend on Xtal C32 LPC_LAD2 29,32
R476 1U FWH2 / LAD2
FWH3 / LAD3 A32 LPC_LAD3 29,32
1M RTC_RST# C14 RTCRST#
FWH4 / LFRAME# C34 LPC_LFRAME# 29,32
SRTC_RST# D17 SRTCRST#
A34

RTC

LPC
SM_INTRUDER# LDRQ0#
A16 INTRUDER# LDRQ1# / GPIO23 F34

+RTC_CELL R460 330K PCH_INVRMEN A14 AB9


INTVRMEN SERIRQ IRQ_SERIRQ 29

INTVRMEN(Internal Voltage Regulator Enable) :


This signal enables the internal 1.05 V regulators. ACZ_BIT_CLK A30
R454 33 ACZ_BIT_CLK HDA_BCLK
39 ICH_AZ_CODEC_BITCLK This signal must be always pulled-up to VccRTC. SATA0RXN AK7 SATA_RX0- 35
C ACZ_SYNC D29 AK6 C
HDA_SYNC SATA0RXP SATA_RX0+ 35
SATA0TXN AK11 SATA_TX0- 35 SATA HDD
SPKR P1 AK9
39 SPKR SPKR SATA0TXP SATA_TX0+ 35
C492
*27P_NC ACZ_RST# C30 HDA_RST#
Flash Descriptor Security Override SATA1RXN AH6 SATA_RX1- 35
50 AH5
SATA1RXP SATA_RX1+ 35
39 ICH_AZ_CODEC_SDIN0 G30 HDA_SDIN0 SATA1TXN AH9 SATA_TX1- 35 SATA ODD
SATA1TXP AH8 SATA_TX1+ 35
R455 33 ACZ_SYNC Low = Enabled F30
39 ICH_AZ_CODEC_SYNC HDA_SDIN1
GPIO33 High = Disabled SATA2RXN AF11
R453 33 ACZ_RST# E32 AF9 Distance between the PCH and
29,39 ICH_AZ_CODEC_RST#

IHDA
HDA_SDIN2 SATA2RXP
SATA2TXN AF7 cap on the "P" signal should be
39 ICH_AZ_CODEC_SDOUT
R456 33 ACZ_SDOUT F32 AF6 SATA port 2/3 are not support in HM55 .
HDA_SDIN3 SATA2TXP identical distace between the
They are only in PM 55
Place all series terms close to PCH except for SDIN input 99 ACZ_SDOUT B29
SATA3RXN AH3
AH1
PCH and cap on the "N" signal
HDA_SDO SATA3RXP
AF3 for the same pair.
lines,which should be close to source.Placement of R773, R775, R191 1 SATA3TXN
2 *1K_NC GPIO33
SATA3TXP AF1
R776 & R777 should equal distance to the T split trace point. GPIO33 H32

SATA
Basically, keep the same distance from T for all series HDA_DOCK_EN# / GPIO33
SATA4RXN AD9 SATA_RX4- 33
termination resistors. 36 KB_LED_DET J30 HDA_DOCK_RST# / GPIO13 SATA4RXP AD8 SATA_RX4+ 33
SATA4TXN AD6 SATA_TX4- 33 E-SATA
(Internal 20K/F pull high to +3.3V_RUN) AD5 SATA_TX4+ 33
SATA4TXP
T42 PCH_JTAG_TCK_BUF M3 AD3
JTAG_TCK SATA5RXN
Note : GPIO33 is a signal used for Flash SATA5RXP AD1
+3.3V_RUN T43 PCH_JTAG_TMS K3 AB3
Descriptor Security Override/ME Debug JTAG_TMS SATA5TXN
No Reboot strap. SATA5TXP AB1
Mode.This signal should be only asserted T41 PCH_JTAG_TDI K1
B
SPKR JTAG_TDI B
1 2 Low = Default. lowthrough an external pull-down in

JTAG
R420 *1K_NC SPKR T46 PCH_JTAG_TDO J2 AF16
High = No Reboot. manufacturing or debug environments JTAG_TDO SATAICOMPO
ONLY. T47 PCH_JTAG_RST# J4 AF15 SATA_COMP R129 37.4/F
TRST# SATAICOMPI +1.05V_PCH

SPI_CLK
8 30 SPI_CLK BA2 SPI_CLK R424 100K +3.3V_RUN
SPI_CS0# AV3
30 SPI_CS0# SPI_CS0#
+3.3V_SUS Res. of TDI near PCH
T9 SPI_CS1# AY3 T3 SATA_ACT#
SPI_CS1# SATALED# SATA_ACT# 29

33 SPI_SI R151 1 2 10K


R445 R442 R468 R443 77 30 SPI_SI AY1 SPI_MOSI SATA0GP / GPIO21 Y9 +3.3V_RUN

SPI
SPI_SO AV1 V1 R418 1 2 10K
30 SPI_SO SPI_MISO SATA1GP / GPIO19
*200_NC *200_NC *200_NC *20K_NC

PCH_JTAG_TMS IbexPeak-M_R1P0 107


PCH_JTAG_TDI
PCH_JTAG_TDO R440 51 PCH_JTAG_TCK_BUF
PCH_JTAG_RST#

R444 R441 R469 R467

*100_NC *100_NC *100_NC *10K_NC


117
A Note : Only pop when PCH is production
JTAG A

stage & need "JTAG boundary Scan". Test Pads are need to put on
NC all Res. when Res. of TDO
Remember to depop XDP side Res. the same side of mother board.
PCH is
production stage.
PCH ES1 stage : NC
PCH ES2 stage : pop QUANTA
Title
COMPUTER
IBEX PEAK-M 1/6

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 8 of 65


5 4 3 2 1
5 4 3 2 1

IBEX PEAK-M (PCI,USB,NVRAM) IBEX PEAK-M (PCI-E,SMBUS,CLK)


Place TX DC blocking caps close PCH. 85 92 115
85 92 115 U29B
U29E
H40 AY9 BG30 B9 RSV_SMBALERT# T49
AD0 NV_CE#0 31 PCIE_RX1- PERN1 SMBALERT# / GPIO11
N34 BD1 31 PCIE_RX1+ BJ30
AD1 NV_CE#1 C447 PCIE_TXN1_C
*0.1U_NC PERP1 ICH_SMBCLK
C44
AD2 NV_CE#2
AP15 MiniWWAN 31 PCIE_TX1- BF29
PETN1 SMBCLK
H14 ICH_SMBCLK 13,14,32,60
A38 BD8 C446 PCIE_TXP1_C
*0.1U_NC BH29
AD3 NV_CE#3 31 PCIE_TX1+ PETP1
C36 C8 ICH_SMBDATA
J34
AD4
AV9
87 AW30
SMBDATA ICH_SMBDATA 13,14,32,60
AD5 NV_DQS0 32 PCIE_RX2- PERN2
A40 BG8 32 PCIE_RX2+ BA30
AD6 NV_DQS1 C107 0.1U PCIE_TXN2_C PERP2 RSV_ICH_CL_RST1# T25
D
D45
AD7 MiniWLAN 32 PCIE_TX2- BC30
PETN2 SML0ALERT# / GPIO60
J14
D
E36 AP7 C108 0.1U PCIE_TXP2_C BD30
AD8 NV_DQ0 / NV_IO0 32 PCIE_TX2+ PETP2
H48 AP6 C6 SMB_CLK_ME0
AD9 NV_DQ1 / NV_IO1 SML0CLK
E40 AT6 AU30

SMBus
AD10 NV_DQ2 / NV_IO2 PERN3 SMB_DATA_ME0
C40 AT9 AT30 G8
AD11 NV_DQ3 / NV_IO3 PERP3 SML0DATA
M48 AD12 NV_DQ4 / NV_IO4 BB1 AU32 PETN3
M45 AD13 NV_DQ5 / NV_IO5 AV6 AV32 PETP3
F53 BB3 M14 LPD_SPI_INTR# T16
AD14 NV_DQ6 / NV_IO6 SML1ALERT# / GPIO74
M40 BA4 28 PCIE_RX4- BA32
AD15 NV_DQ7 / NV_IO7 PERN4 SMB_CLK_ME1 SML0CLK/SML0DATA:
Express Card

NVRAM
M43 AD16 NV_DQ8 / NV_IO8 BE4 28 PCIE_RX4+ BB32 PERP4 SML1CLK / GPIO58 E10
J36 BB6 C110 0.1U PCIE_TXN4_C BD32 DG(V1.1) P255: The 82577 SMBus
AD17 NV_DQ9 / NV_IO9 28 PCIE_TX4- PETN4 signals
K48 BD6 C109 0.1U PCIE_TXP4_C BE32 G12 SMB_DATA_ME1
AD18 NV_DQ10 / NV_IO10 28 PCIE_TX4+ PETP4 SML1DATA / GPIO75 (SMB_DATA and SMB_CLK) cannot be
F40 BB7

PCI-E*
AD19 NV_DQ11 / NV_IO11 connected to any other
C42 BC8 26 PCIE_RX5- BF33
AD20 NV_DQ12 / NV_IO12 PERN5 devices other than the PCH.
K46 BJ8 26 PCIE_RX5+ BH33 T13
AD21 NV_DQ13 / NV_IO13 PERP5 CL_CLK1

Controller
C445 0.1U PCIE_TXN5_C Connect the SMB_DATA and SMB_CLK
M51
AD22 NV_DQ14 / NV_IO14
BJ6 Card Reader 26 PCIE_TX5- BG32
PETN5 pins
J52 BG6 C444 0.1U PCIE_TXP5_C BJ32 T11
AD23 NV_DQ15 / NV_IO15 26 PCIE_TX5+ PETP5 CL_DATA1 to the PCH SML0DATA and SML0CLK
K51

Link
AD24 pins,
L34 AD25 NV_ALE BD3 NV_ALE 10 41 PCIE_RX6-/GLAN_RX- BA34 PERN6 CL_RST1# T9 respectively.
F42 AD26 NV_CLE AY6 NV_CLE 10 41 PCIE_RX6+/GLAN_RX+ AW34 PERP6
J40 Giga Bit LOM C153 0.1U PCIE_TXN6_C BC34
AD27 41 PCIE_TX6-/GLAN_TX- PETN6
G46 C152 0.1U PCIE_TXP6_C BD34
AD28 41 PCIE_TX6+/GLAN_TX+ PETP6
F44 AU2 H1 PEG_CLKREQ# T51
AD29 NV_RCOMP PEG_A_CLKRQ# / GPIO47
M47 AT34
AD30 PERN7

PCI
H36 AV7 AU34
AD31 NV_RB# PERP7
AU36 AD43
PETN7 CLKOUT_PEG_A_N
J50 AY8 AV36 AD45
C/BE0# NV_WR#0_RE# PCI-E port 7/8 are not support in HM55 . PETP7 CLKOUT_PEG_A_P
G42 AY5
C/BE1# NV_WR#1_RE#
H47 They are only in PM 55 BG34 AN4 CLK_PCIE_3GPLL# 3
C/BE2# PERN8 CLKOUT_DMI_N

PEG
G34 C/BE3# NV_WE#_CK0 AV11 BJ34 PERP8 CLKOUT_DMI_P AN2 CLK_PCIE_3GPLL 3
BF5 BG36
T27 PCI_PIRQA# NV_WE#_CK1 PETN8
G38 PIRQA# BJ36 PETP8
PCI_PIRQB# H51 AT1
PIRQB# CLKOUT_DP_N / CLKOUT_BCLK1_N DREFSSCLK# 3
PCI_PIRQC# B37 H18 Left Side pair Top AT3
PIRQC# USBP0N ICH_USBP0- 33 CLKOUT_DP_P / CLKOUT_BCLK1_P DREFSSCLK 3
T44 PCI_PIRQD# A44 J18 AK48
PIRQD# USBP0P ICH_USBP0+ 33 CLKOUT_PCIE0N
A18 ICH_USBP1- 33 AK47
USBP1N Left Side pair bottom CLKOUT_PCIE0P

From CLK BUFFER


PCI_REQ0# F51 C18 AW24
C 26 HDMI_PWR_CTRL A46
REQ0# USBP1P
N20
ICH_USBP1+ 33
CLK_PEG0_REQ# P9
CLKIN_DMI_N
BA24
CLK_BUF_PCIE_3GPLL# 15 C
23 HDMI_PWR_CTRL
T48 SB_WWAN_PCIE_RST# B45
REQ1# / GPIO50 USBP2N
P20
ICH_USBP2- 34
Right Side pair top (Cable)
24 PCIECLKRQ0# / GPIO73 CLKIN_DMI_P CLK_BUF_PCIE_3GPLL 15
REQ2# / GPIO52 USBP2P ICH_USBP2+ 34
USB_MCARD1_DET# M53 J20
32 USB_MCARD1_DET# REQ3# / GPIO54 USBP3N
L20 32 CLK_PCIE_MINI1# AM43 AP3 CLK_BUF_BCLK_N 15
PCI_GNT0# USBP3P CLKOUT_PCIE1N CLKIN_BCLK_N
F48 GNT0# USBP4N F20 ICH_USBP4- 32 MiniWLAN 32 CLK_PCIE_MINI1 AM45 CLKOUT_PCIE1P CLKIN_BCLK_P AP1 CLK_BUF_BCLK_P 15
T28 GNT#1 K45 G20 Mini Card (WLAN)
GNT1# / GPIO51 USBP4P ICH_USBP4+ 32
T26 GNT#2 F36 A20 R423 MINI1CLK_REQ#_R
*0_short U4
GNT2# / GPIO53 USBP5N ICH_USBP5- 31 32 MINI1CLK_REQ# PCIECLKRQ1# / GPIO18
10 GNT3# H53 GNT3# / GPIO55 USBP5P C20 ICH_USBP5+ 31 Mini Card (WWAN) CLKIN_DOT_96N F18 CLK_BUF_DREFCLK# 15
66 PCH_IRQH_GPIO2 USBP6N M22 Card Reader 68 CLKIN_DOT_96P E18 CLK_BUF_DREFCLK 15
35 PCH_IRQH_GPIO2 B41
PIRQE# / GPIO2 USBP6P
N22 USB port 6/7 are not support in HM55 . 26 CLK_PCIE_CARD_READER# AM47
CLKOUT_PCIE2N
T29 SB_WLAN_PCIE_RST# K53 B21 They are only in PM 55 AM48
PIRQF# / GPIO3 USBP7N 26 CLK_PCIE_CARD_READER CLKOUT_PCIE2P
BT_DET#
14 32 BT_DET#
PCH_IRQH_GPIO5
A36
A48
PIRQG# / GPIO4 USBP7P
D21
H22 R421 CLK_PCIE_REQ2#_R
*0_short N4
CLKIN_SATA_N / CKSSCD_N
AH13
AH12
CLK_BUF_DREFSSCLK# 15
T59 PIRQH# / GPIO5 USBP8N ICH_USBP8- 32 26 CLK_PCIE_REQ2# PCIECLKRQ2# / GPIO20 CLKIN_SATA_P / CKSSCD_P CLK_BUF_DREFSSCLK 15
USBP8P
J22 ICH_USBP8+ 32 Mini Card (WPAN)
USB

PCI_RST# K6 E22
PCIRST#: 66 T23 PCIRST# USBP9N
F22
ICH_USBP9- 28
Express Card
Q2 AH42 P41
USBP9P ICH_USBP9+ 28 31 CLK_PCIE_MINI2# CLKOUT_PCIE3N REFCLK14IN CLK_ICH_14M 15
DG(V1.0) P277 PCI_SERR# E44 A22 MiniWWAN AH41
SERR# USBP10N 31 CLK_PCIE_MINI2 CLKOUT_PCIE3P
PCI_PERR# E50 C22 CLKIN_PCILOOPBACK:
Can be left unconnected. PERR# USBP10P PDG (V1.1): 22 ohm series resistor
G24 CLK_PCIE_REQ3# A8 J42 CLK_PCI_FB
USBP11N ICH_USBP11- 40 PCIECLKRQ3# / GPIO25 CLKIN_PCILOOPBACK is recommend
PAR: H24 ICH_USBP11+ 40 Camera
PCI_IRDY# USBP11P 0214
A42 L24
SC(V1.0) P36
H44
IRDY# USBP12N
M24
ICH_USBP12- 37
Touch Screen Module
36 AM51 AH51 XTAL25_IN
Can be left unconnected PAR USBP12P ICH_USBP12+ 37 28 CLK_PCIE_EXPCARD# CLKOUT_PCIE4N XTAL25_IN
PCI_DEVSEL# F46 A24 Express Card AM53 AH53 XTAL25_OUT
if not using PCI. DEVSEL# USBP13N 28 CLK_PCIE_EXPCARD CLKOUT_PCIE4P XTAL25_OUT
PCI_FRAME# C46 C24
FRAME# USBP13P R166 CARD_CLK_REQ#_R
*0_short M9 AF38 XCLK_RCOMP +1.05V_PCH
31
28 CARD_CLK_REQ# PCIECLKRQ4# / GPIO26 XCLK_RCOMP
PCI_PLOCK# D49 Note : place these R130 90.9/F
PLOCK#
B25 USB_BIAS resistors near to PCIe
101
PCI_STOP# USBRBIAS# R457 22.6/F CLK_FLEX0 T19
D41 AJ50 T45
PME: PCI_TRDY# C48
STOP#
D25
Slots 24 Q2 AJ52
CLKOUT_PCIE5N CLKOUTFLEX0 / GPIO64 Q6
TRDY# USBRBIAS CLKOUT_PCIE5P
DG(V1.0) P277
PME# M7 Card Reader CLK_PCIE_REQ5# H6 P43 CLK_FLEX1 T17

Clock Flex
Can be left unconnected. PME# PCIECLKRQ5# / GPIO44 CLKOUTFLEX1 / GPIO65
T14 N16 OC0#
OC0# / GPIO59 OC0# 33
0214 PCI_PLTRST# D5 J16 OC1#
PLTRST# OC1# / GPIO40
F16 OC2#
OC1# 34 36 AK53 T42 CLK_FLEX2 T20
OC2# / GPIO41 41 CLK_PCIE_LOM# CLKOUT_PEG_B_N CLKOUTFLEX2 / GPIO66
R196 22/F CLK_LPC_DEBUG_C N52 L16 OC3# AK51
32 CLK_LPC_DEBUG CLKOUT_PCI0 OC3# / GPIO42 41 CLK_PCIE_LOM CLKOUT_PEG_B_P
P53 E14 OC4# Giga Bit LOM
B R171 22/F CLK_PCI_8502_C CLKOUT_PCI1 OC4# / GPIO43 OC5# R483 LOM_CLK_REQ#_R
*0_short CLK_FLEX3 T18 B
29 CLK_PCI_8502 P46 G16 41 LOM_CLK_REQ# P13 N50
CLK_PCI_FB R172 22/F CLK_PCI_FB_C CLKOUT_PCI2 OC5# / GPIO9 OC6# PEG_B_CLKRQ# / GPIO56 CLKOUTFLEX3 / GPIO67
P51 CLKOUT_PCI3 OC6# / GPIO10 F12
CLKOUT_PCI[0..4]: P48 T15 OC7# CLKOUTFLEX3: 0214
15 22 ohm series resistor is recommend
CLKOUT_PCI4 OC7# / GPIO14 Q2 IbexPeak-M_R1P0 EDS(V1.0) :support 48MHz
(single & double load) on PDG v1.1 OC0#~OC7#: CLKOUT_PEG_A_P/N,CLKOUT_PEG_B_P/N, 33MHz and 14.31818MHz.
IbexPeak-M_R1P0 DG(V1.0)P214 CLKOUT_DMI_P/N,support GEN-1 and GEN-2
Pin Default Port Mapping PCIE Clock Request CLKOUTFLEX[0..3]:
Reserve capacitor pads for +3.3V_SUS OC0# Port0,Port1 36 PDG v1.1: 22 ohm series resistor is
OC1# Port2,Port3
improving WWAN. RSV_SMBALERT# 10K R481 +3.3V_SUS 20 recommend (PCI & non PCI routing,
single & double load)
RSV_ICH_CL_RST1# 10K R187
ICH_SMBCLK 2.2K R462 R482 10K CLK_PCIE_REQ3# 24
ICH_SMBDATA 2.2K R463 +3.3V_RUN R163 10K CARD_CLK_REQ#_R
SMB_CLK_ME0 2.2K R464 R183 10K CLK_PCIE_REQ5#
CLK_LPC_DEBUG 50 SMB_DATA_ME0 2.2K R202
14 BT_DET# R452 8.2K R162 10K CLK_PEG0_REQ#
C226 *27P_NC SMB_CLK_ME1 2.2K R228 PCH_IRQH_GPIO2 R451 8.2K R484 10K LOM_CLK_REQ#_R 25MHz Clock for DCI Function
CLK_PCI_8502 50 SMB_DATA_ME1 2.2K R229 SB_WWAN_PCIE_RST# R450 8.2K
C217 *27P_NC LPD_SPI_INTR# 10K R479 66 SB_WLAN_PCIE_RST# R439 8.2K +3.3V_RUN
15 PEG_CLKREQ# 10K R486 R427 10K MINI1CLK_REQ#_R 24 XTAL25_IN
107 R426 10K CLK_PCIE_REQ2#_R DG(V1.1) P256: XTAL_OUT and XTAL_IN 101 Q2

1
+3.3V_SUS
107 RP1
are the signal names for the PHY.
OC7# 6 5 PCIECLKRQ{0,3,4,5,6,7}# should have a Intel feedback: R411
OC5# 7 4 OC2# 10K pull-up to +V3.3A.PCIECLKRQ{1,2} Fully-Integrated Clocking is a stretch 1M
OC4# 8 3 OC6# goal for Calpella platforma nd maybe Y5
should have a 10K pull-up to +3.3S

2
OC3# 9 2 OC1# 1 3 XTAL25_OUT
OC0#
enabled in ES2 Si. Recommend
Non-iAMT Add Buffers as needed for +3.3V_SUS
10 1
customers to have 25-MHz crystal as
2 4

1
Loading and fanout concerns. 10P8R-8.2K a BOM stuff option. 25MHz
C691 C692
27P/50V 27P/50V

2
+3.3V_RUN R169 *1K_NC PCI_GNT0#
RP10 R152 *1K_NC GNT#1
+3.3V_SUS PCH_IRQH_GPIO5 6 5
53 +3.3V_SUS
A C223 0.047U PCI_REQ0# 7 4 PCI_TRDY# A
PCI_PIRQB# 8 3 PCI_FRAME#
USB_MCARD1_DET# 9 2 HDMI_PWR_CTRL Q13

2
+3.3V_RUN 10 1 PCI_PIRQD# 2N7002W-7-F
5

U11 Boot BIOS Strap


10 2 10P8R-8.2K SMB_CLK_ME1 1 3 SMBCLK1 29
4 PCI_GNT0# GNT#1 Boot BIOS Location
PCI_PLTRST# 1
PLTRST# 3,26,28,29,31,32,41
+3.3V_RUN 0 0 LPC
QUANTA
RP2 75 +3.3V_SUS
TC7SZ32FU(T5L,F,T)
PCI_STOP#
PCI_PIRQA#
6
7
5
4 PCI_SERR#
0 1 PCI
Q14 Title
COMPUTER

2
PCI_PIRQC# 8 3 PCI_PERR# 1 0 Reserved (NAND) 2N7002W-7-F IBEX PEAK-M 3/6
PCI_IRDY# 9 2 PCI_PLOCK#
+3.3V_RUN 10 1 PCI_DEVSEL# 1 1 SPI SMB_DATA_ME1 1 3 Size Document Number Rev
SMBDAT1 29
FM9B 3A
10P8R-8.2K
Date: Monday, October 12, 2009 Sheet 9 of 65
5 4 3 2 1
5 4 3 2 1

115
92 IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)
85
U29F +3.3V_SUS

S_GPIO Y3 AH45 TEST_WOOFER_EN R487 1K


BMBUSY# / GPIO0 CLKOUT_PCIE6N RSV_WOL_EN R204 10K
CLKOUT_PCIE6P AH46
29 SIO_EXT_SMI# SIO_EXT_SMI# C38 TP_PCH_GPIO28 R161 10K
TACH1 / GPIO1 GPIO45 R466 10K
29 SIO_EXT_SCI# SIO_EXT_SCI# D37 GPIO46 R485 10K
TACH2 / GPIO6 GPIO57 R203 10K
CLKOUT_PCIE7N AF48

MISC
29 SIO_EXT_WAKE# SIO_EXT_WAKE# J32 AF47 LAN_PHY_PWR_CTRL R184 10K
TACH3 / GPIO7 CLKOUT_PCIE7P
D RSV_WOL_EN F10 D
GPIO8

29,41 LAN_PCIE_PWR_CTRL R185 *0_NC LAN_PHY_PWR_CTRL K9 U2


LAN_PHY_PWR_CTRL / GPIO12 A20GATE SIO_A20GATE 29
TEST_WOOFER_EN T7 +3.3V_RUN
39 TEST_WOOFER_EN GPIO15
SATA4GP +1.05V_VTT SIO_EXT_SMI# R193 10K
Q2 AA2 SATA4GP / GPIO16 CLKOUT_BCLK0_N / CLKOUT_PCIE8N AM3 CLK_CPU_BCLK# 3
SIO_EXT_SCI# R194 10K
R205 PCIE_MCARD1_DET#_R
*0_short F38 AM1 SIO_EXT_WAKE# R192 10K
32 PCIE_MCARD1_DET# TACH0 / GPIO17 CLKOUT_BCLK0_P / CLKOUT_PCIE8P CLK_CPU_BCLK 3
PCIE_MCARD2_DET# R149 10K
PCIE_MCARD2_DET# Y7 BG10
31 PCIE_MCARD2_DET# SCLOCK / GPIO22 PECI H_PECI 3

GPIO
PCIE_MCARD1_DET#_R R195 10K
GPIO24 register not cleared by CF9h reset event. H10
GPIO24 RCIN#
T1 SIO_RCIN# 29
R87 WLAN_RADIO_DIS# R422 10K
56/F CRB_SV_DET R425 10K
GPIO27 reserve for internal VR. R128 *10K_NC GPIO27 AB12 BE10
GPIO27 PROCPWRGD H_PWRGOOD 3,60

CPU
SIO_RCIN# R419 10K
TP_PCH_GPIO28 V13 BD10 PCH_THRMTRIP#_R R88 56/F SIO_A20GATE R428 10K
GPIO28 THRMTRIP# H_THERM 3
SATA2GP R146 10K
USB_MCARD2_DET# M11 SATA5GP R406 10K
31 USB_MCARD2_DET# STP_PCI# / GPIO34
(Both these should be close to PCH) SATA3GP R127 10K
GPIO35 V6 SATA4GP R407 10K
SATACLKREQ# / GPIO35 USB_MCARD2_DET# R164 10K
SATA2GP AB7 BA22
SATA2GP / GPIO36 TP1
SATA3GP AB13 AW22
40
SATA3GP / GPIO37 TP2
32 WLAN_RADIO_DIS# WLAN_RADIO_DIS# V3 BB22
SLOAD / GPIO38 TP3
R429 CRB_SV_DET
*0_short
32 BT_RADIO_DIS# P3
SDATAOUT0 / GPIO39 TP4
AY45
107
GPIO45
C
Q2 H3 PCIECLKRQ6# / GPIO45 TP5 AY46 C

GPIO46
87 F1 PCIECLKRQ7# / GPIO46 TP6 AV43

R148 SV_SET_UP
*0_NC AB6 AV45
31 WWAN_RADIO_DIS# SDATAOUT1 / GPIO48 TP7
R409 SATA5GP
*0_short AA4 AF13
29 CRIT_TEMP_REP# SATA5GP / GPIO49 TP8
GPIO57
Q2 F8
GPIO57 TP9
M18

N18
TP10
A4 AJ24
VSS_NCTF_1 TP11
A49
NCTF

VSS_NCTF_2 RSVD
A5 VSS_NCTF_3 TP12 AK41
A50
VSS_NCTF_4
DMI Termination Voltage
A52 AK42
VSS_NCTF_5 TP13
A53
VSS_NCTF_6 Set to Vcc when LOW
B2 M32
VSS_NCTF_7 TP14
B4 VSS_NCTF_8
NV_CLE
B52 N32 Set to Vcc/2 when HIGH +NVRAM_VCCQ
VSS_NCTF_9 TP15
B53
VSS_NCTF_10
BE1 M30
VSS_NCTF_11 TP16 R103 *1K_NC
BE53 VSS_NCTF_12 9 NV_ALE
BF1 VSS_NCTF_13 TP17 N30
BF53 R102 *1K_NC
VSS_NCTF_14 9 NV_CLE
BH1 H12
VSS_NCTF_15 TP18
BH2
VSS_NCTF_16
BH52
VSS_NCTF_17 TP19
AA23 Danbury Technology Enabled
BH53
VSS_NCTF_18
B BJ1
VSS_NCTF_19 NC_1
AB45 High = Enable B
BJ2 NV_ALE
VSS_NCTF_20
BJ4 AB38 Low = Disable
VSS_NCTF_21 NC_2
BJ49
VSS_NCTF_22
BJ5 VSS_NCTF_23 NC_3 AB42
BJ50
VSS_NCTF_24
BJ52 AB41
VSS_NCTF_25 NC_4
BJ53 VSS_NCTF_26
D1 T39
VSS_NCTF_27 NC_5
D2
VSS_NCTF_28
D53
VSS_NCTF_29
E1 VSS_NCTF_30 INIT3_3V# P6
E53 VSS_NCTF_31
C10
TP24
IbexPeak-M_R1P0

34
107
R186 *1K_NC RSV_WOL_EN
107 +3.3V_RUN
6
R150 10K GPIO35
BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3.
R437 *1K_NC S_GPIO R408 10K CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.
GNT3# 9
A SV_SET_UP R147 10K BMBUSY#:(Intel feedback) A
Integrated Clock Chip Enable Follow CRB checklist, 1K is
for intel BIOS validation purpose.
A16 swap override Strap/Top-Block (Reserve to validate for future platforms)
Swap Override jumper
SV_SET_UP 1-X High = Strong (Default)
QUANTA
Low = A16 swap
override/Top-Block
RSV_WOL_EN
Enable when sampled low
Disable when sampled high
Title
COMPUTER
GNT3# Swap Override enabled IBEX PEAK-M 4/6
High = Default Size Document Number Rev
FM9B 3A

Date: Thursday, October 01, 2009 Sheet 10 of 65


5 4 3 2 1
5 4 3 2 1

VCCCORE=1.524A max U29G 85 92 POWER 115 L45


IBEX PEAK-M (POWER) +1.05V_PCH AB24
AB26
VCCCORE[1] VCCADAC[1] AE50 +VCCA_DAC_1_2
HCB1608KF-471T10
+3.3V_RUN VCCADAC = 100mA max
VCCCORE[2]
AB28 VCCCORE[3] VCCADAC[2] AE52
C91 C177 AD26 C472 C470 C464 C471
VCCCORE[4]

CRT
10U 22U
10 1U
AD28 VCCCORE[5] VSSA_DAC[1] AF53
0.01U 6.3 *1U_NC 0.1U 118
AF26 VCCCORE[6] 85 92 115

VCC CORE
805 AF28 AF51 805
VCCCORE[7] VSSA_DAC[2]
AF30
AF31
VCCCORE[8] 106 U29J POWER
VCCCORE[9] VCCACLK = 100mA max
AH26
AH28
VCCCORE[10] Q8 T61 AP51 V24 VCCIO = 3.208A max
VCCCORE[11] VCCACLK[1] VCCIO[5] +1.05V_PCH
AH30 VCCCORE[12] VCCIO[6] V26
AH31 AH38 +3.3V_RUN T62 AP53 Y24 C201
D VCCCORE[13] VCCALVDS VCCACLK[2] VCCIO[7] 1U D
AJ30 VCCCORE[14] VCCIO[8] Y26
AJ31 AH39 VCCME = 1.998A max
VCCCORE[15] VSSA_LVDS VCCSUS3_3 = 0.163A max
91 +1.05V_PCH AF23 VCCLAN[1] VCCSUS3_3[1] V28
U28
+3.3V_SUS
L44 0.1uH +1.8V_RUN VCCSUS3_3[2]
VCCTX_LVDS[1] AP43 AF24 VCCLAN[2] VCCSUS3_3[3] U26
AP45 C178 U24 C215 C202
VCCTX_LVDS[2] C155 C154 C469 1U VCCSUS3_3[4]
AT46 P28

LVDS
VCCTX_LVDS[3] DCPSUSBYP VCCSUS3_3[5] 0.1U 0.1U
+1.05V_PCH AK24 VCCIO[24] VCCTX_LVDS[4] AT45 Y20 DCPSUSBYP VCCSUS3_3[6] P26
VCCAPLLEXP = 100mA max 0.01U 0.01U 22U N28
C200 VCCSUS3_3[7]
VCCSUS3_3[8] N26
L40 *1uH_NC +1.05V_LAN_VCCAPLL_EXP BJ24 AD38 M28
+1.05V_PCH VCCAPLLEXP VCCME[1] VCCSUS3_3[9]
AB34 +3.3V_RUN VCC3_3 = 0.357A max 0.1U M26
VCCAPLLEXP: VCC3_3[2] VCCSUS3_3[10]
AD39 L28

USB
C427 C183 VCCME[2] VCCSUS3_3[11]
This pin can be left as no connect in AN20 VCCIO[25] VCC3_3[3] AB35 VCCSUS3_3[12] L26
On-Die VR enabled mode (default). *10U_NC AN22 AD41 J28

HVCMOS
VCCIO[26] 0.1U VCCME[3] VCCSUS3_3[13]
AN23 VCCIO[27] VCC3_3[4] AD35 VCCSUS3_3[14] J26
AN24 VCCIO[28] AF43 VCCME[4] VCCSUS3_3[15] H28
Q2 AN26
AN28
VCCIO[29]
AF41
VCCSUS3_3[16] H26
G28
VCCIO[30] VCCME[5] VCCSUS3_3[17]
+1.05V_PCH BJ26 VCCIO[31] VCCSUS3_3[18] G26
BJ28 VCCIO[32] AF42 VCCME[6] VCCSUS3_3[19] F28
C106 AT26 F26
10U C151 C150 C148 C149 VCCIO[33] VCCSUS3_3[20]
AT28 VCCIO[34] V39 VCCME[7] VCCSUS3_3[21] E28

Clock and Miscellaneous


VCCIO = 3.208A max 10 1U 1U 1U 1U AU26 E26
805 VCCIO[35] VCCSUS3_3[22]
AU28 VCCIO[36] +1.05V_PCH V41 VCCME[8] VCCSUS3_3[23] C28
AV26 VCCVRM = 0.035A max C26
VCCIO[37] C90 C111 C207 VCCSUS3_3[24]
AV28 VCCIO[38] VCCVRM[2] AT24 +1.5VS_1.8VS V42 VCCME[9] VCCSUS3_3[25] B27
AW26
AW28
VCCIO[39] VCCDMI = 0.061A max Q2 22U 22U 1U Y39
VCCSUS3_3[26] A28
A26
VCCIO[40] VCCME[10] VCCSUS3_3[27]

DMI
BA26 AT16 R115 *0_short +1.05V_VTT
VCCIO[41] VCCDMI[1]
BA28 VCCIO[42] Y41 VCCME[11] VCCSUS3_3[28] U23
R116 *0_NC
C
BB26
BB28
VCCIO[43] VCCDMI[2] AU16 +1.05V_PCH
Y42 V23 +1.05V_PCH VCCIO = 3.208A max 11 C
VCCIO[44] C147 VCCME[12] VCCIO[56]
BC26 VCCIO[45] 35 +5V_SUS

PCI E*
BC28 1U F24 +V5REF_SUS R189 1 2 100
VCCIO[46] V5REF_SUS V5REF_SUS>1mA
BD26 VCCIO[47]
BD28 C199 0.1U DCPRTC V9 C224 D9 1 2 SDM10K45-7-F +3.3V_SUS
VCCIO[48] DCPRTC 1U
BE26 VCCIO[49] VCCPNAND[1] AM16
BE28 VCCIO[50] VCCPNAND[2] AK16
+3.3V_RUN BG26 AK20 VCCPNAND = 0.156A max K49 +V5REF R197 1 2 100 V5REF>1mA
VCCIO[51] VCCPNAND[3] V5REF +5V_RUN
BG28 AK19 AU24

PCI/GPIO/LPC
VCCIO[52] VCCPNAND[4] +NVRAM_VCCQ +1.5VS_1.8VS VCCVRM[3]
VCC3_3 = 0.357A max BH27 AK15 D8 1 2 SDM10K45-7-F +3.3V_RUN
VCCIO[53] VCCPNAND[5] C146 VCCADPLLA = 0.072A max C225
VCCPNAND[6] AK13 VCC3_3[8] J38
AN30 AM12 BB51 1U
VCCIO[54] VCCPNAND[7] VCCADPLLA[1]

NAND / SPI
AN31 AM13 0.1U +1.1V_VCCADPLLA BB53 L38
C205 VCCIO[55] VCCPNAND[8] VCCADPLLB = 0.073A max VCCADPLLA[2] VCC3_3[9]
VCCPNAND[9] AM15
0.1U M36 +3.3V_RUN VCC3_3 = 0.357A max
+1.1V_VCCADPLLB VCC3_3[10]
AN35 VCC3_3[1] BD51 VCCADPLLB[1]
BD53 VCCADPLLB[2] VCC3_3[11] N36
VCCVRM = 0.035A max VCCIO = 3.208A max C181
VCCFDIPLL = 100mA max +1.5VS_1.8VS AT22 +1.05V_PCH AH23 P36 0.1U
VCCVRM[1] VCCIO[21] VCC3_3[12]
AJ35 VCCIO[22]
+1.05V_PCH L41 *1uH_NC +1.05V_VCCFDIPLL BJ18 AM8 VCCME3_3 = 0.085A max C184 C180 C182 AH35 U35
VCCFDIPLL VCCME3_3[1] VCCIO[23] VCC3_3[13]
VCCME3_3[2] AM9 +3.3V_RUN
FDI

+1.05V_PCH AM23 AP11 1U 1U 1U AF34


C428 VCCIO[1] VCCME3_3[3] C216 VCCIO[2]
VCCME3_3[4] AP9 VCC3_3[14] AD13
*10U_NC AH34
VCCIO = 3.208A max 0.1U VCCIO[3] C175
AF32 0.1U
IbexPeak-M_R1P0 VCCIO[4]
VCCSATAPLL[1] AK3
C198 0.1U DCPSST V12 AK1 +1.05V_VCCSATAPLL L20 *10uH_NC +1.05V_PCH
VCCME3_3: DCPSST VCCSATAPLL[2]
EDS(V1.0)P84:supply for the Intel Management Engine.This is a separate power plane C174 C173
that may or may not be powered in S3–S5 states. *1U_NC *10U_NC VCCIO = 3.208A max
B This plane must be on in S0 C176 0.1U DCPSUS Y22 B
and other times the Intel Management Engine is used. DCPSUS
VCCIO[9] AH22 +1.05V_PCH
VCCVRM = 0.035A max
+1.05V_PCH R117 *0_NC P18 AT20 +1.5VS_1.8VS C179
VCCSUS3_3 = 0.163A max VCCSUS3_3[29] VCCVRM[4] 1U
+1.5V_RUN R386 *0_NC +1.5VS_1.8VS +3.3V_SUS U19

SATA
VCCSUS3_3[30]

PCI/GPIO/LPC
VCCIO[10] AH19
R388 0 U20
C203 VCCSUS3_3[31]
+1.8V_RUN VCCIO[11] AD20
R389 0 +NVRAM_VCCQ 0.1U U22 VCCSUS3_3[32]
VCCIO[12] AF22
+3.3V_RUN R387 *0_NC
VCC3_3 = 0.357A max AD19
PCH EDS(V1.0) P84 VCCIO[13]
+3.3V_RUN V15 VCC3_3[5] VCCIO[14] AF20
+NVRAM_VCCQ: VCCIO[15] AF19
1.8 V supply for Dual Channel NAND interface. C206 V16 AH20
VCC3_3[6] VCCIO[16]
This power is supplied by core
0.1U Y16 AB19
well. If unused, this pin should VCC3_3[7] VCCIO[17]
VCCIO[18] AB20
be connected to Vcc3_3. AB22
V_CPU>1mA VCCIO[19]
VCCIO[20] AD22
+1.05V_VTT AT18 V_CPU_IO[1]
L19 10uH +1.1V_VCCADPLLA AA34 VCCME = 1.998A max

CPU
+1.05V_PCH VCCME[13] +1.05V_PCH
C429 C131 C132 Y34
VCCME[14]
AU18 V_CPU_IO[2] VCCME[15] Y35
+ C136 4.7U 0.1U 0.1U
220U C134 VCCME[16] AA35
Q2
3528 1U

RTC
+RTC_CELL A12 L30 R190 *0_short +3.3V_SUS VCCSUSHDA = 6mA max
VCCRTC VCCSUSHDA

HDA
C483 C484
A C482 IbexPeak-M_R1P0 C204 A
L18 10uH +1.1V_VCCADPLLB 1U 0.1U 0.1U 1U

VCCRTC = 2mA max


+ C135
220U C133
QUANTA
3528 1U

Title
COMPUTER
IBEX PEAK-M 5/6

Size Document Number Rev


FM9B 3A

Date: Wednesday, October 07, 2009 Sheet 11 of 65


5 4 3 2 1
5 4 3 2 1

85 92 115
U29I
AY7 H49
IBEX PEAK-M (GND) B11
B15
VSS[159]
VSS[160]
VSS[259]
VSS[260] H5
J24
VSS[161] VSS[261]
D B19 VSS[162] VSS[262] K11 D
B23 VSS[163] VSS[263] K43
B31 VSS[164] VSS[264] K47
B35 VSS[165] VSS[265] K7
B39 VSS[166] VSS[266] L14
B43 VSS[167] VSS[267] L18
B47 VSS[168] VSS[268] L2
B7 VSS[169] VSS[269] L22
85 92 115 BG12
BB12
VSS[170] VSS[270] L32
L36
U29H VSS[171] VSS[271]
BB16 VSS[172] VSS[272] L40
AB16 VSS[0] BB20 VSS[173] VSS[273] L52
BB24 VSS[174] VSS[274] M12
AA19 VSS[1] VSS[80] AK30 BB30 VSS[175] VSS[275] M16
AA20 VSS[2] VSS[81] AK31 BB34 VSS[176] VSS[276] M20
AA22 VSS[3] VSS[82] AK32 BB38 VSS[177] VSS[277] N38
AM19 VSS[4] VSS[83] AK34 BB42 VSS[178] VSS[278] M34
AA24 VSS[5] VSS[84] AK35 BB49 VSS[179] VSS[279] M38
AA26 VSS[6] VSS[85] AK38 BB5 VSS[180] VSS[280] M42
AA28 VSS[7] VSS[86] AK43 BC10 VSS[181] VSS[281] M46
AA30 VSS[8] VSS[87] AK46 BC14 VSS[182] VSS[282] M49
AA31 VSS[9] VSS[88] AK49 BC18 VSS[183] VSS[283] M5
AA32 VSS[10] VSS[89] AK5 BC2 VSS[184] VSS[284] M8
AB11 VSS[11] VSS[90] AK8 BC22 VSS[185] VSS[285] N24
AB15 VSS[12] VSS[91] AL2 BC32 VSS[186] VSS[286] P11
AB23 VSS[13] VSS[92] AL52 BC36 VSS[187] VSS[287] AD15
AB30 VSS[14] VSS[93] AM11 BC40 VSS[188] VSS[288] P22
AB31 VSS[15] VSS[94] BB44 BC44 VSS[189] VSS[289] P30
AB32 VSS[16] VSS[95] AD24 BC52 VSS[190] VSS[290] P32
AB39 VSS[17] VSS[96] AM20 BH9 VSS[191] VSS[291] P34
AB43 VSS[18] VSS[97] AM22 BD48 VSS[192] VSS[292] P42
AB47 VSS[19] VSS[98] AM24 BD49 VSS[193] VSS[293] P45
C C
AB5 VSS[20] VSS[99] AM26 BD5 VSS[194] VSS[294] P47
AB8 VSS[21] VSS[100] AM28 BE12 VSS[195] VSS[295] R2
AC2 VSS[22] VSS[101] BA42 BE16 VSS[196] VSS[296] R52
AC52 VSS[23] VSS[102] AM30 BE20 VSS[197] VSS[297] T12
AD11 VSS[24] VSS[103] AM31 BE24 VSS[198] VSS[298] T41
AD12 VSS[25] VSS[104] AM32 BE30 VSS[199] VSS[299] T46
AD16 VSS[26] VSS[105] AM34 BE34 VSS[200] VSS[300] T49
AD23 VSS[27] VSS[106] AM35 BE38 VSS[201] VSS[301] T5
AD30 VSS[28] VSS[107] AM38 BE42 VSS[202] VSS[302] T8
AD31 VSS[29] VSS[108] AM39 BE46 VSS[203] VSS[303] U30
AD32 VSS[30] VSS[109] AM42 BE48 VSS[204] VSS[304] U31
AD34 VSS[31] VSS[110] AU20 BE50 VSS[205] VSS[305] U32
AU22 VSS[32] VSS[111] AM46 BE6 VSS[206] VSS[306] U34
AD42 VSS[33] VSS[112] AV22 BE8 VSS[207] VSS[307] P38
AD46 VSS[34] VSS[113] AM49 BF3 VSS[208] VSS[308] V11
AD49 VSS[35] VSS[114] AM7 BF49 VSS[209] VSS[309] P16
AD7 VSS[36] VSS[115] AA50 BF51 VSS[210] VSS[310] V19
AE2 VSS[37] VSS[116] BB10 BG18 VSS[211] VSS[311] V20
AE4 VSS[38] VSS[117] AN32 BG24 VSS[212] VSS[312] V22
AF12 VSS[39] VSS[118] AN50 BG4 VSS[213] VSS[313] V30
Y13 VSS[40] VSS[119] AN52 BG50 VSS[214] VSS[314] V31
AH49 VSS[41] VSS[120] AP12 BH11 VSS[215] VSS[315] V32
AU4 VSS[42] VSS[121] AP42 BH15 VSS[216] VSS[316] V34
AF35 VSS[43] VSS[122] AP46 BH19 VSS[217] VSS[317] V35
AP13 VSS[44] VSS[123] AP49 BH23 VSS[218] VSS[318] V38
AN34 VSS[45] VSS[124] AP5 BH31 VSS[219] VSS[319] V43
AF45 VSS[46] VSS[125] AP8 BH35 VSS[220] VSS[320] V45
AF46 VSS[47] VSS[126] AR2 BH39 VSS[221] VSS[321] V46
AF49 VSS[48] VSS[127] AR52 BH43 VSS[222] VSS[322] V47
AF5 VSS[49] VSS[128] AT11 BH47 VSS[223] VSS[323] V49
AF8 VSS[50] VSS[129] BA12 BH7 VSS[224] VSS[324] V5
B AG2 AH48 C12 V7 B
VSS[51] VSS[130] VSS[225] VSS[325]
AG52 VSS[52] VSS[131] AT32 C50 VSS[226] VSS[326] V8
AH11 VSS[53] VSS[132] AT36 D51 VSS[227] VSS[327] W2
AH15 VSS[54] VSS[133] AT41 E12 VSS[228] VSS[328] W52
AH16 VSS[55] VSS[134] AT47 E16 VSS[229] VSS[329] Y11
AH24 VSS[56] VSS[135] AT7 E20 VSS[230] VSS[330] Y12
AH32 VSS[57] VSS[136] AV12 E24 VSS[231] VSS[331] Y15
AV18 VSS[58] VSS[137] AV16 E30 VSS[232] VSS[332] Y19
AH43 VSS[59] VSS[138] AV20 E34 VSS[233] VSS[333] Y23
AH47 VSS[60] VSS[139] AV24 E38 VSS[234] VSS[334] Y28
AH7 VSS[61] VSS[140] AV30 E42 VSS[235] VSS[335] Y30
AJ19 VSS[62] VSS[141] AV34 E46 VSS[236] VSS[336] Y31
AJ2 VSS[63] VSS[142] AV38 E48 VSS[237] VSS[337] Y32
AJ20 VSS[64] VSS[143] AV42 E6 VSS[238] VSS[338] Y38
AJ22 VSS[65] VSS[144] AV46 E8 VSS[239] VSS[339] Y43
AJ23 VSS[66] VSS[145] AV49 F49 VSS[240] VSS[340] Y46
AJ26 VSS[67] VSS[146] AV5 F5 VSS[241] VSS[341] P49
AJ28 VSS[68] VSS[147] AV8 G10 VSS[242] VSS[342] Y5
AJ32 VSS[69] VSS[148] AW14 G14 VSS[243] VSS[343] Y6
AJ34 VSS[70] VSS[149] AW18 G18 VSS[244] VSS[344] Y8
AT5 VSS[71] VSS[150] AW2 G2 VSS[245] VSS[345] P24
AJ4 VSS[72] VSS[151] BF9 G22 VSS[246] VSS[346] T43
AK12 VSS[73] VSS[152] AW32 G32 VSS[247] VSS[347] AD51
AM41 VSS[74] VSS[153] AW36 G36 VSS[248] VSS[348] AT8
AN19 VSS[75] VSS[154] AW40 G40 VSS[249] VSS[349] AD47
AK26 VSS[76] VSS[155] AW52 G44 VSS[250] VSS[350] Y47
AK22 VSS[77] VSS[156] AY11 G52 VSS[251] VSS[351] AT12
AK23 VSS[78] VSS[157] AY43 AF39 VSS[252] VSS[352] AM6
AK28 VSS[79] VSS[158] AY47 H16 VSS[253] VSS[353] AT13
H20 VSS[254] VSS[354] AM5
IbexPeak-M_R1P0 H30 AK45
VSS[255] VSS[355]
A H34 VSS[256] VSS[356] AK39 A
H38 VSS[257] VSS[366] AV14
H42 VSS[258]

QUANTA
IbexPeak-M_R1P0

Title
COMPUTER
IBEX PEAK-M 6/6

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 12 of 65


5 4 3 2 1
5 4 3 2 1

11
49 +1.5V_SUS
49
JDIM2A M_A_DQ[63:0] 4 JDIM2B
4 M_A_A[15:0]
M_A_A0 98 5 M_A_DQ0 75 44
M_A_A1 A0 DQ0 M_A_DQ1 VDD1 VSS16
97 A1 DQ1 7 76 VDD2 VSS17 48
M_A_A2 96 15 M_A_DQ2 81 49
M_A_A3 A2 DQ2 M_A_DQ3 VDD3 VSS18
95 A3 DQ3 17 82 VDD4 VSS19 54
M_A_A4 92 4 M_A_DQ4 87 55
M_A_A5 A4 DQ4 M_A_DQ5 VDD5 VSS20 +3.3V_RUN
91 A5 DQ5 6 88 VDD6 VSS21 60
M_A_A6 90 16 M_A_DQ6 93 61
M_A_A7 A6 DQ6 M_A_DQ7 VDD7 VSS22
86 A7 DQ7 18 94 VDD8 VSS23 65
M_A_A8 89 21 M_A_DQ8 99 66 R474 *10K/F_NC PM_EXTTS#0
M_A_A9 A8 DQ8 M_A_DQ9 VDD9 VSS24
D
85 A9 DQ9 23 100 VDD10 VSS25 71 D
M_A_A10 107 33 M_A_DQ10 105 72

PC2100 DDR3 SDRAM SO-DIMM


M_A_A11 A10/AP DQ10 M_A_DQ11 VDD11 VSS26
84 A11 DQ11 35 106 VDD12 VSS27 127
M_A_A12 83 22 M_A_DQ12 111 128
M_A_A13 A12/BC# DQ12 M_A_DQ13 VDD13 VSS28
119 A13 DQ13 24 112 VDD14 VSS29 133
M_A_A14 80 34 M_A_DQ14 117 134
M_A_A15 A14 DQ14 M_A_DQ15 VDD15 VSS30
78 36 118 138

PC2100 DDR3 SDRAM SO-DIMM


A15 DQ15 M_A_DQ16 VDD16 VSS31
DQ16 39 123 VDD17 VSS32 139
109 41 M_A_DQ17 124 144
4 M_A_BS0 BA0 DQ17 VDD18 VSS33 Intel is requesting that customers implement
108 51 M_A_DQ18 145
4 M_A_BS1 BA1 DQ18 VSS34 all methods (M1 and M2 and M3
79 53 M_A_DQ19 199 150
4 M_A_BS2 BA2 DQ19 +3.3V_RUN VDDSPD VSS35 described below) to generate and control
114 40 M_A_DQ20 151
4 M_A_CS0# S0# DQ20 VSS36 Reference voltage for Data/Strobe inputs
121 42 M_A_DQ21 77 155
4 M_A_CS1# S1# DQ21 NC1 VSS37 (VREFDQ) on Clarksfield based platforms.
101 50 M_A_DQ22 122 156
4 M_A_CLK0 CK0 DQ22 NC2 VSS38 for fine tuning of the VREFDQ levels to
103 52 M_A_DQ23 125 161
4 M_A_CLK0# CK0# DQ23 NCTEST VSS39 optimize the voltage and timing margins.
102 57 M_A_DQ24 162
4 M_A_CLK1 CK1 DQ24 VSS40
104 59 M_A_DQ25 PM_EXTTS#0 198 167
4 M_A_CLK1# CK1# DQ25 3 PM_EXTTS#0 EVENT# VSS41 M1:Fixed voltage resistor divider or
73 67 M_A_DQ26 30 168
4 M_A_CKE0 CKE0 DQ26 3,14 DDR3_DRAMRST# RESET# VSS42 DDR Voltage Regulator drives the Vref
74 69 M_A_DQ27 172
4 M_A_CKE1 CKE1 DQ27 VSS43 M2:A set of Digital potentiometers
M_A_DQ28
107 4 M_A_CAS# 115
110
CAS# DQ28 56
58 M_A_DQ29 1
VSS44 173
178
and op amps are added on the motherboard (one pair
for each channel). This circuit is controlled by
4 M_A_RAS# RAS# DQ29 +SMDDR_VREF_DQ0 VREF_DQ VSS45
113 68 M_A_DQ30 126 179 SMBUS (SMB_CLK & SMB_DATA) on PCH.
4 M_A_WE# W E# DQ30 +SMDDR_VREF_DIMM0 VREF_CA VSS46
R207 10K DIMM0_SA0 M_A_DQ31
R206 10K DIMM0_SA1
197
201
SA0 DQ31 70
129 M_A_DQ32 27 VSS47 184
185
M3:Intel investigating future processor
VREF_DQ generation to replace M1 and M2. This
WLAN_SMBCLK SA1 DQ32 M_A_DQ33 VSS48
14,28,31,32,35 WLAN_SMBCLK 202 SCL DQ33 131 2 VSS1 VSS49 189 would require routing processor signal balls
WLAN_SMBDATA 200 141 M_A_DQ34 3 190 J17 and H17 to SO-DIMM connectors
14,28,31,32,35 WLAN_SMBDATA SDA DQ34 VSS2 VSS50

(204P)
143 M_A_DQ35 8 195 directly.
DQ35 M_A_DQ36 +1.5V_SUS +DDR_VTTREF VSS3 VSS51
4 M_A_ODT0 116 ODT0 DQ36 130 9 VSS4 VSS52 196
120 132 M_A_DQ37 13
4 M_A_ODT1 ODT1 DQ37 VSS5
140 M_A_DQ38 14
4 M_A_DM[7:0] DQ38 VSS6
C M_A_DM0 11 142 M_A_DQ39 19 C
M_A_DM1 DM0 DQ39 M_A_DQ40 R122 R123 VSS7
28 DM1 DQ40 147 20 VSS8

(204P)
M_A_DM2 46 149 M_A_DQ41 1K/F *0_NC +SMDDR_VREF_DIMM0 25
M_A_DM3 DM2 DQ41 M_A_DQ42 VSS9
63 DM3 DQ42 157 26 VSS10 VTT1 203 +0.75V_DDR_VTT
M_A_DM4 136 159 M_A_DQ43 31 204
M_A_DM5 DM4 DQ43 M_A_DQ44 VSS11 VTT2
153 DM5 DQ44 146 32 VSS12
M_A_DM6 170 148 M_A_DQ45 37 G1
M_A_DM7 DM6 DQ45 M_A_DQ46 VSS13 G1
187 DM7 DQ46 158 38 VSS14 G2 G2

1
160 M_A_DQ47 R144 43
4 M_A_DQS[7:0] DQ47 VSS15
M_A_DQS0 12 163 M_A_DQ48 1K/F C188
M_A_DQS1 DQS0 DQ48 M_A_DQ49
29 165 0.1U

2
M_A_DQS2 DQS1 DQ49 M_A_DQ50
47 DQS2 DQ50 175 16 2-2013311-1
M_A_DQS3 64 177 M_A_DQ51
M_A_DQS4 DQS3 DQ51 M_A_DQ52
137 DQS4 DQ52 164
M_A_DQS5 154 166 M_A_DQ53
M_A_DQS6 DQS5 DQ53 M_A_DQ54
171 DQS6 DQ54 174
M_A_DQS7 188 176 M_A_DQ55
4 M_A_DQS#[7:0] DQS7 DQ55
M_A_DQS#0 10 181 M_A_DQ56
M_A_DQS#1 27
DQS#0
DQS#1
DQ56
DQ57 183 M_A_DQ57 M2 VREF
M_A_DQS#2 45 191 M_A_DQ58
M_A_DQS#3 DQS#2 DQ58 M_A_DQ59
62 DQS#3 DQ59 193
M_A_DQS#4 135 180 M_A_DQ60
M_A_DQS#5 DQS#4 DQ60 M_A_DQ61
152 DQS#5 DQ61 182
M_A_DQS#6 169 192 M_A_DQ62
M_A_DQS#7 DQS#6 DQ62 M_A_DQ63
186 DQS#7 DQ63 194

2-2013311-1 82
B 3 B

+1.5V_SUS
Place these Caps near So-Dimm1. +SMDDR_VREF_DIMM0 27
C454 C439 C468 C438 C122 C157 C156
10U 10U 10U 0.1U 0.1U 2.2U/6.3V/06032.2U/6.3V/0603

C162 + C121 C189


10U 330U +1.5V_SUS +DDR_VTTREF M1 VREF M3 VREF
7343 0.1U
2.5
C143 C160 C463 C139 C142 C158 21
10U 10U 0.1U 0.1U 0.1U 0.1U R41 R40
1K/F *0_NC
+SMDDR_VREF_DQ0 +SMDDR_VREF_DQ0 +M_VREF_DQ_DIMM0

+3.3V_RUN +0.75V_DDR_VTT R57 0 R56 *0_NC


46
1

R42 VREF_DQ R57 R56 R40


C241 C240 C266 C270 C267 C271 C280 C269 C268 1K/F C26 (+DDR_VTTREF)
10U 10U 10U 0.1U M1 Stuff X X
2

2.2U/6.3V/06030.1U 1U 1U 1U 1U 10 10 10 16
805 805 805 M3 X Stuff X
A A

QUANTA
Title
COMPUTER
DDR3 DIMM-0

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 13 of 65


5 4 3 2 1
5 4 3 2 1

12
49 +1.5V_SUS
49
JDIM1A M_B_DQ[63:0] 4 JDIM1B
4 M_B_A[15:0]
M_B_A0 98 5 M_B_DQ0 75 44
M_B_A1 A0 DQ0 M_B_DQ1 VDD1 VSS16
97 A1 DQ1 7 76 VDD2 VSS17 48
M_B_A2 96 15 M_B_DQ2 81 49
M_B_A3 A2 DQ2 M_B_DQ3 VDD3 VSS18
95 A3 DQ3 17 82 VDD4 VSS19 54
M_B_A4 92 4 M_B_DQ4 87 55
M_B_A5 A4 DQ4 M_B_DQ5 VDD5 VSS20
91 A5 DQ5 6 88 VDD6 VSS21 60
M_B_A6 90 16 M_B_DQ6 93 61
M_B_A7 A6 DQ6 M_B_DQ7 VDD7 VSS22
86 A7 DQ7 18 94 VDD8 VSS23 65
M_B_A8 89 21 M_B_DQ8 99 66
M_B_A9 A8 DQ8 M_B_DQ9 VDD9 VSS24
D
85 A9 DQ9 23 100 VDD10 VSS25 71 D
M_B_A10 107 33 M_B_DQ10 105 72

PC2100 DDR3 SDRAM SO-DIMM


M_B_A11 A10/AP DQ10 M_B_DQ11 VDD11 VSS26
84 A11 DQ11 35 106 VDD12 VSS27 127
M_B_A12 83 22 M_B_DQ12 111 128
M_B_A13 A12/BC# DQ12 M_B_DQ13 VDD13 VSS28
119 A13 DQ13 24 112 VDD14 VSS29 133
M_B_A14 80 34 M_B_DQ14 117 134
M_B_A15 A14 DQ14 M_B_DQ15 VDD15 VSS30
78 36 118 138

PC2100 DDR3 SDRAM SO-DIMM


A15 DQ15 M_B_DQ16 VDD16 VSS31
DQ16 39 123 VDD17 VSS32 139
109 41 M_B_DQ17 124 144
4 M_B_BS0 BA0 DQ17 VDD18 VSS33
108 51 M_B_DQ18 145
4 M_B_BS1 BA1 DQ18 VSS34
79 53 M_B_DQ19 199 150
4 M_B_BS2 BA2 DQ19 +3.3V_RUN VDDSPD VSS35
114 40 M_B_DQ20 151
4 M_B_CS0# S0# DQ20 VSS36
M_B_DQ21 +3.3V_RUN
4 M_B_CS1# 121
101
S1# DQ21 42
50 M_B_DQ22
77
122
NC1 VSS37 155
156
107
4 M_B_CLK0 CK0 DQ22 NC2 VSS38
103 52 M_B_DQ23 125 161
4 M_B_CLK0# CK0# DQ23 NCTEST VSS39
102 57 M_B_DQ24 162 R208 PM_EXTTS#1
4 M_B_CLK1 CK1 DQ24 VSS40
104 59 M_B_DQ25 PM_EXTTS#1 198 167 *10K_NC
4 M_B_CLK1# CK1# DQ25 3 PM_EXTTS#1 EVENT# VSS41
73 67 M_B_DQ26 30 168
4 M_B_CKE0 CKE0 DQ26 3,13 DDR3_DRAMRST# RESET# VSS42
74 69 M_B_DQ27 172
4 M_B_CKE1 CKE1 DQ27 VSS43
M_B_DQ28
107 4 M_B_CAS# 115
110
CAS# DQ28 56
58 M_B_DQ29 1
VSS44 173
178
4 M_B_RAS# RAS# DQ29 +SMDDR_VREF_DQ1 VREF_DQ VSS45
113 68 M_B_DQ30 126 179
4 M_B_WE# W E# DQ30 +SMDDR_VREF_DIMM1 VREF_CA VSS46
R234 10K DIMM1_SA0 197 70 M_B_DQ31 184
R209 10K DIMM1_SA1 SA0 DQ31 M_B_DQ32 VSS47
WLAN_SMBCLK
201
202
SA1 DQ32 129
131 M_B_DQ33 27 2
VSS48 185
189
13,28,31,32,35 WLAN_SMBCLK SCL DQ33 VSS1 VSS49
WLAN_SMBDATA 200 141 M_B_DQ34 3 190
+3.3V_RUN 13,28,31,32,35 WLAN_SMBDATA SDA DQ34 VSS2 VSS50

(204P)
143 M_B_DQ35 +1.5V_SUS +DDR_VTTREF 8 195
DQ35 M_B_DQ36 VSS3 VSS51
4 M_B_ODT0 116 ODT0 DQ36 130 9 VSS4 VSS52 196
120 132 M_B_DQ37 13
4 M_B_ODT1 ODT1 DQ37 VSS5
140 M_B_DQ38 14
4 M_B_DM[7:0] DQ38 VSS6
C M_B_DM0 11 142 M_B_DQ39 19 C
M_B_DM1 DM0 DQ39 M_B_DQ40 R124 R125 VSS7
28 DM1 DQ40 147 20 VSS8
M_B_DM2
M_B_DM3
46
63
DM2
DM3
(204P) DQ41
DQ42
149
157
M_B_DQ41
M_B_DQ42
1K/F *0_NC
+SMDDR_VREF_DIMM1
25
26
VSS9
VSS10 VTT1 203 +0.75V_DDR_VTT
M_B_DM4 136 159 M_B_DQ43 31 204
M_B_DM5 DM4 DQ43 M_B_DQ44 VSS11 VTT2
153 DM5 DQ44 146 32 VSS12
M_B_DM6 170 148 M_B_DQ45 37 G1
M_B_DM7 DM6 DQ45 M_B_DQ46 VSS13 G1
187 DM7 DQ46 158 38 VSS14 G2 G2

1
160 M_B_DQ47 R145 43
4 M_B_DQS[7:0] DQ47 VSS15
M_B_DQS0 12 163 M_B_DQ48 1K/F C190
M_B_DQS1 DQS0 DQ48 M_B_DQ49 0.1U
29 165

2
M_B_DQS2 DQS1 DQ49 M_B_DQ50 16
47 DQS2 DQ50 175 2-2013290-1
M_B_DQS3 64 177 M_B_DQ51
M_B_DQS4 DQS3 DQ51 M_B_DQ52
137 DQS4 DQ52 164
M_B_DQS5 154 166 M_B_DQ53
M_B_DQS6 DQS5 DQ53 M_B_DQ54
171 174
4 M_B_DQS#[7:0]
M_B_DQS7 188
DQS6 DQ54
176 M_B_DQ55 M2 VREF
M_B_DQS#0 DQS7 DQ55 M_B_DQ56
10 DQS#0 DQ56 181
M_B_DQS#1 27 183 M_B_DQ57
M_B_DQS#2 DQS#1 DQ57 M_B_DQ58
45 DQS#2 DQ58 191
M_B_DQS#3 62 193 M_B_DQ59
M_B_DQS#4 DQS#3 DQ59 M_B_DQ60
135 DQS#4 DQ60 180
M_B_DQS#5 152 182 M_B_DQ61
M_B_DQS#6 DQS#5 DQ61 M_B_DQ62
169 DQS#6 DQ62 192
M_B_DQS#7 186 194 M_B_DQ63
DQS#7 DQ63

82
2-2013290-1 3
B B

+1.5V_SUS
Place these Caps near So-Dimm2. +SMDDR_VREF_DIMM1 27
C163 C159 C123 C193 C194 C191 C161
10U 10U 10U 0.1U 0.1U 2.2U/6.3V/06032.2U/6.3V/0603

C164 + C83 C210 +1.5V_SUS +DDR_VTTREF M1 VREF M3 VREF


10U 330U
7343 0.1U
2.5 21
C145 C144 C138 C141 C140 C192 R44 R43
10U 10U 0.1U 0.1U 0.1U 0.1U 1K/F *0_NC
+SMDDR_VREF_DQ1 +SMDDR_VREF_DQ1 +M_VREF_DQ_DIMM1

+3.3V_RUN +0.75V_DDR_VTT R59 0 R58 *0_NC


46
1

R45 VREF_DQ R59 R58 R43


C243 C242 C274 C245 C244 C275 C247 C276 C246 1K/F C27 (+DDR_VTTREF)
10U 10U 10U 0.1U M1 Stuff X X
2

2.2U/6.3V/06030.1U 1U 1U 1U 1U 10 10 10 16
805 805 805 M3 X Stuff X
A A

QUANTA
Title
COMPUTER
DDR3 DIMM-1

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 14 of 65


5 4 3 2 1
5 4 3 2 1

D D

Realtek: 0.1uFx6pcs, 22uFx1pcs


+3.3V_RUN IDT: 0.1uFx5pcs, 10uFx1pcs Place within 0.5" of CLKGEN
U25
L38 BLM21PG600SN1D
40mil +3.3V_CLK_VDD 1
805 VDD_USB CLK_BUF_BCLK_P
5 VDD_LCD CPU-0 23 CLK_BUF_BCLK_P 9
17 22 CLK_BUF_BCLK_N
VDD_SRC CPU-0# CLK_BUF_BCLK_N 9
C403 C413 C414 C416 C417 C400 +VDDIO_CLK 24 VDD_CPU
29 20
10U 0.1U 0.1U 0.1U 0.1U 0.1U 15
18
VDD_REF
VDD_SRC_IO
VDD_CPU_IO
CK505 CPU-1
CPU-1# 19

9 VSS_SATA
QFN32 DOT96T_LPR 3 CLK_BUF_DREFCLK
CLK_BUF_DREFCLK 9
0.1uF near the every power pin. 2 4 CLK_BUF_DREFCLK#
VSS_USB DOT96C_LPR CLK_BUF_DREFCLK# 9
8 VSS_LCD
12 13 CLK_BUF_PCIE_3GPLL
VSS_SRC SRC-1 CLK_BUF_PCIE_3GPLL 9
21 14 CLK_BUF_PCIE_3GPLL#
VSS_CPU SRC-1# CLK_BUF_PCIE_3GPLL# 9
26
8 VSS_REF
SATA
SATA#
10
11
CLK_BUF_DREFSSCLK
CLK_BUF_DREFSSCLK#
CLK_BUF_DREFSSCLK 9
CLK_BUF_DREFSSCLK# 9
C
+3.3V_RUN C
R375 10K 16 6
CPU_STOP# 27MHz_nonSS
42 CK_PWRGD_R 25 CK_PWRGD/PD#_3.3 27MHz_SS 7
CLK_ICH_14M R371 33 CPU_SEL 30
9 CLK_ICH_14M REF_0/CPU_SEL

Place the 33 ohm XTAL_OUT 27


XTAL_IN XOUT
resistors close to the CK 505 28 XIN
EC_SMBDAT0 31 33
38 EC_SMBDAT0 SDATA GND
EC_SMBCLK0 32
38 EC_SMBCLK0 SCLK

SLG8SP585VTR
Realtek: 0.1uFx3pcs, 22uFx1pcs
IDT: 0.1uFx2pcs, 10uFx1pcs

+3.3V_RUN +VDDIO_CLK

Add capacitor pads for improving WWAN.


L39 BLM21PG600SN1D
R376 *0_NC 40mil
C398
Y3 805
B CLK_ICH_14M XTAL_IN 1 2 XTAL_OUT +1.05V_PCH C418 C430 C415 B

14.318MHZ 10U 0.1U 0.1U


*27P_NC

2
C402 R377 *0_short
50 C401 33P
33P Q2 HP: 10u x2pcs

1
50 50

SLG,IDT: +1.05V Place each 0.1uF cap as close as


possible to each VDD IO pin. Place
Realtek: +3.3V the 10uF caps on the VDD_IO plane.

+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V,Max3.465V.
Realtek date sheet(V1.2) P11: Min 1.05V,Max 3.3V.
7 +3.3V_RUN IDT date sheet(V0.7) P10: Min 0.9975V,Max 3.465V.
CPU_SEL:
2

PIN 30 CPU_0 CPU_1 SLG date sheet (V0.2) P15:


R372
*4.7K_NC
High Voltage: Min 0.7V, Max 1.5V.
0(default) 133MHz 133MHz Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet(V1.2) P11:
1

A CPU_SEL A
High Voltage: Min 0.7V, Max 1.5V.
1(0.7V-1.5V) 100MHz 100MHz
QUANTA
2

Low Voltage: Min Vss-0.3V, Max 0.35V.


R373 IDT date sheet(V0.7) P10:
C399
4.7K
*10P/50V_NC
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V. Title
COMPUTER
1

EMI Capacitor Clock Generator

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 15 of 65


5 4 3 2 1
5 4 3 2 1

D D

BLANK PAGE FOR PAGE C

NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 16 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 17 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 18 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 19 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-S (VRAM)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 20 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

B B

A A

QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 21 of 65


5 4 3 2 1
5 4 3 2 1

D D

C C

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE
B B

A A
QUANTA
Title
COMPUTER
VGA-M92-XT (PCIe)

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 22 of 65


5 4 3 2 1
5 4 3 2 1

HDMI
L6 EXC24CG900U +3.3V_RUN +5V_RUN
HDMI_TX2-_L 1 2 HDMI_TX2- HDMI_TX0+_L 4 3 HDMI_TX0+
HDMI_TX2+_L 4 3 HDMI_TX2+ HDMI_TX0-_L 1 2 HDMI_TX0- CN2

2
SHELL1 20
EXC24CG900U L7 D1 HDMI_TX2+ 19 22
D2+ GND
Q2 RB501V-40
HDMI_TX2-
18
17
D2 Shield
D2-

1
HDMI_TX1+ 16

1
D R27 *0_short D1+ D
Q2 R29 R34 HDMI_TX1-
15
14
D1 Shield
*4.7K_NC *4.7K_NC HDMI_TX0+ D1-
13 D0+

1
12

2
Q2 *FDV301N_NC HDMI_TX0- D0 Shield
11 D0-
EXC24CG900U EXC24CG900U R26 R30 HDMI_CLK+ 10
HDMI_TX1-_L HDMI_TX1- HDMI_CLK-_L HDMI_CLK- HDMI_SCL 2.2K 2.2K CK+
4 3 4 3 1 3 9 CK Shield
HDMI_TX1+_L 1 2 HDMI_TX1+ HDMI_CLK+_L 1 2 HDMI_CLK+ HDMI_CLK- 8

2
CK-
7 CE Remote
L5 L1 6

2
HDMI_CLK NC
+3.3V_RUN 5 DDC CLK
HDMI_DAT 4 DDC DATA

2
Q2 3
2
GND
HDMI_SDA HDMI_DET +5V
1 3 1 23
HP DETGND
21
SHELL2
Q3 *FDV301N_NC LTS_ABA-HDM-018-K06
+5V_RUN
Reserve for EMI and close to HDMI CONN R31 *0_short

1
C15 C12
*0.1U_NC 0.1U

2
10
HDMI_CLK+_L R7 300 HDMI_CLK_C C16 0.1U HDMI_CLK-_L Q2
HDMI_TX0+_L R8 300 HDMI_TX0_C C19 0.1U HDMI_TX0-_L

HDMI_TX1+_L R15 300 HDMI_TX1_C C20 0.1U HDMI_TX1-_L


C C
HDMI_TX2+_L R16 300 HDMI_TX2_C C22 0.1U HDMI_TX2-_L

+3.3V_RUN
1

L10
BLM18PG181SN1
U1
2

+VCC_HDMI 2
VCC
11
VCC
15 VCC
C24 C382 C383 C388 C389 C393 C392 C387 21
0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U VCC
26 VCC
33
VCC
40
VCC POWER
46
VCC
B EQUALIZATION SETTING B
39 22 HDMI_CLK+_L
PC1:PC0=0:0 8dB 7 HDMID_CLK_P IN_D1+ OUT_D1+ HDMI_CLK-_L
7 HDMID_CLK_N 38 23
PC1:PC0=0:1 4dB Recommanded IN_D1- OUT_D1-
PC1:PC0=1:0 12dB 7 HDMID_DATA0_P 42 IN_D2+ OUT_D2+ 19 HDMI_TX0+_L
PC1:PC0=1:1 0dB 7 HDMID_DATA0_N 41 20 HDMI_TX0-_L
IN_D2- OUT_D2-
7 HDMID_DATA1_P 45 16 HDMI_TX1+_L
IN_D3+ OUT_D3+ HDMI_TX1-_L
7 HDMID_DATA1_N 44 17
IN_D3- OUT_D3-
SCLZ/SDAZ Low-level input/output Voltage
HDMI_TX2+_L
CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default) 7 HDMID_DATA2_P
7 HDMID_DATA2_N
48
47
IN_D4+ OUT_D4+
13
14 HDMI_TX2-_L Q2
CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V IN_D4- OUT_D4-
CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V 7 MB_HDMID_SCL 9
SCL SCL_SINK
28 HDMI_SCL_R R38 1 2 *0_short HDMI_SCL
CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V
8 29 HDMI_SDA_R R47 1 2 *0_short HDMI_SDA
7 MB_HDMID_SDA SDA SDA_SINK
7 30 HDMI_DET_L R48 1K HDMI_DET
7 MB_HDMID_HPD HPD HPD_SINK
HDMI_PWR_CTRL
0 is Enable +3.3V_RUN
+3.3V_RUN R49 4.7K DDC_EN 32 DDC_EN
R55 *4.7K_NC PC0 3 1
1 is Disable R53 *4.7K_NC PC1 4
PC0 GND
5
PC1 GND
1

R362 *4.7K_NC CFG00 34 12


R37 R367 *4.7K_NC CFG01 DDCBUF_EN GND
35 18
CFG GND R50 *0_NC DDC_EN
100K 24 1 2
GND R61 0 PC0
26 R39 1 2 0 10
GND
27
31 R54
1
1
2
2 *0_NC PC1
2

R32 RT_EN# GND CFG00


9 HDMI_PWR_CTRL 1 2 *0_NC 25 36 R51 1 2 *0_NC
R52 OE# GND CFG01
2 1 499/F 6 REXT GND 37 R60 1 2 *0_NC
A A
GND GND 43
Q4 CONTROL EPAD
49
1

R33 2HDMI_DET
*0_NC PI3VDP411LSZDE Q4 QUANTA
PQ3
1

2N7002W-7-F
COMPUTER
2

Title
VGA-M82-S (PCIe)

Size Document Number Rev


FM9B 3A

Date: Monday, October 12, 2009 Sheet 23 of 65


5 4 3 2 1
5 4 3 2 1

J1
44 LCD_BCLK-
+15V_ALW +3.3V_RUN +LCDVCC 44 LCD_BCLK+
43 43
Q36 42 +LCDVCC +3.3V_RUN
FDC655BN 42 LCD_B2-
41 41 LCD_B2- 7
6 40 LCD_B2+
40 LCD_B2+ 7

2
5 4 39 39
R348 2 38 LCD_B1-
38 LCD_B1- 7

1
330K 1 37 LCD_B1+
37 LCD_B1+ 7

2
36 C9 C8 C7
36

2
R344 35 LCD_B0- 0.1U 0.047U 0.1U
LCD_B0- 7

2
47 C372 C368 35 LCD_B0+
34 34 LCD_B0+ 7
LCDVCC_ON 805 22U 0.01U 33 16 10 16

1
1206 33 LCD_ACLK-
32

1
32

1
D D
10 25 31 LCD_ACLK+
31

2
30 30
R347 C374 29 LCD_A2-
29 LCD_A2- 7
*100K_NC 0.01U 28 LCD_A2+
LCD_A2+ 7

1
28
27

2
25 27 LCD_A1-
26 26 LCD_A1- 7
25 LCD_A1+
25 LCD_A1+ 7
+3.3V_SUS 24
24

3
23 LCD_A0-
23 LCD_A0- 7
2 2 22 LCD_A0+
22 LCD_A0+ 7
Q35 21
21

1
Q37 2N7002W-7-F 20 LCD_DDCCLK
LCD_DDCCLK 7

1
R346 2N7002W-7-F 20 LCD_DDCDAT
19 19 LCD_DDCDAT 7
47K 18
18
17 17 +3.3V_RUN
Support the new imbeded 16

2
16
15
diagnostics. 15
14
+LCDVCC
Adress : A9H --Contrast
D22 14
13 LCD_TST 29
13 AAH --Backlight

3
7 ENVDD 1 12 12
11 11 +GFX_PWR_SRC
3 EN_LCDVCC 2 Q1 10
DDTC124EUA-7-F 10
9 9
29 LCDVCC_TST_EN 2 8 8
7

1
BAT54C T/R 7
6 6 LCD_CONTRAST 29
5 5
4 4 INVERTER_CBL_DET# 29
3 3 LCD_BAK# 29
C 2 ATI_PWM C
2
1 1 LCD_CBL_DET# 29
FI-TD44SB-LE

+3.3V_RUN
Shunt capacitors on LVDS for improving WWAN.
1

+3.3V_RUN +PWR_SRC +GFX_PWR_SRC LCD_B0- C13 1 2 *3.3P_NC 50 LCD_B0+


R341 LCD_B1- C3 1 2 *3.3P_NC 50 LCD_B1+
6
40mil LCD_B2- C2 1 2 *3.3P_NC 50 LCD_B2+
*10K_NC 40mil
5

U22 4 5 LCD_A0- C6 1 2 *3.3P_NC 50 LCD_A0+


2 2 LCD_A1- C5 1 2 *3.3P_NC 50 LCD_A1+
7 BIA_PWM
2

4 ATI_PWM 1 LCD_A2- C14 1 2 *3.3P_NC 50 LCD_A2+

1
29 PWM_VADJ 1

2
Q34 C11 C10

3
TC7SZ32FU(T5L,F,T) R340 C367 FDC658AP 0.1U 0.1U

2
R335 1 2 *0_NC 100K 0.1U 603 603 LCD_ACLK-
LCD_ACLK- 7

1
2 603 25 25

2
R336 1 2 *0_NC 25

2
R2 C4

2
*0_NC *3.3P_NC

1
B B
R339

1
100K LCD_ACLK+
LCD_ACLK+ 7
50
3 1

LCD_BCLK-
LCD_BCLK- 7
2 Q33
42,44,47,48,49,52 RUN_ON

2
2N7002W-7-F

2
R1 C1
1

*0_NC *3.3P_NC

1
1
LCD_BCLK+
LCD_BCLK+ 7
50

A A

QUANTA
Title
COMPUTER
LCD CONN & CK-SSCD

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 24 of 65


5 4 3 2 1
A B C D E

4 4

+3.3V_RUN +5V_RUN

2
D2
23

2
SDM10K45-7-F
96

1
Layout Note: 108
Setting R,G,B treac 96 D4 D5 D6
impedance to 50 ohm.

3
*DA204U_NC *DA204U_NC *DA204U_NC
+5V_CRT_REF
L16 BLM18BA470SN1D L15 BLM18BB750SN1D RED
7 VGA_RED
PAD T6 M_SEN#_R
41
L14 BLM18BA470SN1D L12 BLM18BB750SN1D GREEN
7 VGA_GRN
JVGA1
6
11
L13 BLM18BA470SN1D L11 BLM18BB750SN1D BLUE 1
7 VGA_BLU
7
2

3 12 3

1
R69 R70 R74 C45 C46 C60 C43 C44 C59 C41 C42 C58 2
150/F 150/F 150/F 22P 22P 22P 10P/50V 10P/50V 10P/50V 8
10P 10P 10P 13

2
50 50 50 50 50 50 3
1

9
14
PAD T4 M_ID2# 4
10
+3.3V_RUN +5V_CRT_REF 15
5
+5V_CRT_REF
SUY_ 070549FR015S512ZR

3
1

3
1
2
RP9 C396 RP8
2.2KX2 0.01U 2.2KX2
Q43

1
BSS138-7-F 25

4
2

4
2
+5V_RUN 1 3 G_DAT_DDC2_C
7 G_DAT_DDC2
R64 1K
2 1

2
+3.3V_RUN
5

2
U3

2 4 HSYNC 1 3 G_CLK_DDC2_C
7 VGAHSYNC 7 G_CLK_DDC2

1
2 2
74AHCT1G125GW Q42
BSS138-7-F C394 C395
C34 0.1U *10P/50V_NC *10P/50V_NC

2
2 1
50 50
L9 BLM11A05S
JVGA_HS
5

16 603
U2
L8 BLM11A05S
2 4 VSYNC JVGA_VS
7 VGAVSYNC
603

1
74AHCT1G125GW
C33 C32 C31 C30
10P/50V 10P/50V 10P/50V 10P/50V
2

2
Layout Note:
Setting R,G,B treac 50 50 50 50
impedance to 50 ohm.

Place near JVGA1


connector < 200 mil

1 1

QUANTA
Title
COMPUTER
CRT&TV CONN

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 25 of 65


A B C D E
A B C D E

1 1

MFIO Pin Assignment Table

MFIO SD8 MS8 XD


Place close U23 00 WP BS D7
SD_WP#/MS_BS/XD_DATA7 28 01 D1 - D6
SD_DATA1/XD_DATA6 28
SD_DATA0/MS_DATA1/XD_DATA5 28 47 98 02 D0 D1 D5
SD_DATA7/XD_DATA4 28 03 D7 - D4
SDATA_6/MS_DATA5/XD_DATA3 28
L28 36
SD_CLK/MS_DAT0/XD_DATA2 28 04 D6 D5 D3
XD_DATA1 28 05 CLK D0 D2
SD_DATA5/MS_DATA4/XD_DATA0 28
SD_CMD/MS_DATA2/XD_WP# 28 06 - - D1
C327
SD_DATA4/MS_DATA6/XD_WE# 28
27P 07 D5 D4 D0
SD_DATA3/MS_DATA3/XD_ALE 28
SD_DATA2/XD_CLE 28
50 08 CMD D2 WP#
NPO
XD_CE# 28 Q2 09 D4 D6 WE#
MS_DATA7/XD_RE# 28
R291 *0_short
MS_CLK/XD_R/B# 28 10 D3 D3 ALE
SD_CD#/XD_CD0# 28 11 D2 - CLE
MS_INS#/XD_CD1# 28
C318 12 - - CE#
*22p_NC
13 - D7 RE#

25
26
27
28
29
30
31
32
33
34
35
38
39
40
41
50

4
5
U18 +3.3V_R5U230 14 - CLK R/B#

MFIO00
MFIO01
MFIO02
MFIO03
MFIO04
MFIO05
MFIO06
MFIO07
MFIO08
MFIO09
MFIO10
MFIO11
MFIO12
MFIO13
MFIO14

MFCD0N
MFCD1N
1 2 1394_XI 44 11
2 C320 22P/50V 1394_XO XI VCC_3V1 2
43 XO VCC_3V0 37

1
Y2 C303 C308
24.576MHZ
30PPM 0.1U 0.1U

2
16p
1 2
C321 22P/50V 12
PCIE_VOUT1
PCIE_VOUT0 42

2
13 C316 C306 C305 +3.3V_RUN +3.3V_R5U230
9 CLK_PCIE_CARD_READER REFCLKP
14 10U R279 *0_short
9 CLK_PCIE_CARD_READER# REFCLKN
18 0.1U 0.1U 603 1 2

1
C314 0.1U TXP PCIE_VIN1 6.3 805
9 PCIE_RX5+ 19 23
C315 0.1U TXN TXP PCIE_VIN0
9 PCIE_RX5- 20
TXN C324 C317
15
Q2
9 PCIE_TX5+ RXP
17 0.1U 0.1U
9 PCIE_TX5- RXN +3.3V_R5U230
3,9,28,29,31,32,41 PLTRST# 9 PERSTN
RXC 16
RXC
22 2
RREF CPO AVCC_3V
24
RREF C328 C307
2

+MF_VCC
C326 C325 R290 0.1U 1U
0.022U 1500P 5.1K/F
36
MF_VOUT
1

3 3
TPB0N 45 49
28 TPB0N TPB0P TPBN0 GND0
28 TPB0P 46 21
TPA0N TPBP0 AGND0
28 TPA0N 47 TPAN0
TPA0P 48
28 TPA0P TPAP0
1

UDIO0
UDIO1
UDIO2
UDIO3
TPBIAS0

TEST
3
6
7
8

10
R282 R285 R280 R281 24 R5U230-QFN48AP
56.2/F 56.2/F 56.2/F 56.2/F

9 CLK_PCIE_REQ2#

R286 C319 C309 +3.3V_R5U230 R2782 1 47K


5.11K/F 270P 0.33U
25

4 4

QUANTA
Title
COMPUTER
5 IN 1 CONTROLLER

Size Document Number Rev


FM9B 3A

Date: Monday, October 05, 2009 Sheet 26 of 65


A B C D E
A B C D E

1 1

2 2

BLANK PAGE FOR PAGE


NUMBER SAME AS DISCRETE

3 3

4 4

QUANTA
Title
COMPUTER
IEEE 1394

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 27 of 65


A B C D E
1 2 3 4 5 6 7 8

Express Card/CARD READER


41
J8
SD_DATA7/XD_DATA4 25
A 26 SD_DATA7/XD_DATA4 A
26 SD_DATA1/XD_DATA6
SD_DATA1/XD_DATA6 26
SD_DATA5/MS_DATA4/XD_DATA0 24
26 SD_DATA5/MS_DATA4/XD_DATA0
27 SDATA_6/MS_DATA5/XD_DATA3
SDATA_6/MS_DATA5/XD_DATA3 26
SD_WP#/MS_BS/XD_DATA7 23
26 SD_WP#/MS_BS/XD_DATA7
28 SD_DATA0/MS_DATA1/XD_DATA5
SD_DATA0/MS_DATA1/XD_DATA5 26
XD_DATA1 22
26 XD_DATA1
29 SD_CLK/MS_DAT0/XD_DATA2
SD_CLK/MS_DAT0/XD_DATA2 26
21
30 SD_DATA3/MS_DATA3/XD_ALE
SD_DATA3/MS_DATA3/XD_ALE 26
XD_CE# 20
26 XD_CE#
31
19
32 SD_CMD/MS_DATA2/XD_WP#
SD_CMD/MS_DATA2/XD_WP# 26
WLAN_SMBDATA 18
13,14,31,32,35 WLAN_SMBDATA
33 SD_DATA4/MS_DATA6/XD_WE#
SD_DATA4/MS_DATA6/XD_WE# 26
WLAN_SMBCLK 17
13,14,31,32,35 WLAN_SMBCLK
34 SD_DATA2/XD_CLE
SD_DATA2/XD_CLE 26
16
35 MS_DATA7/XD_RE#
MS_DATA7/XD_RE# 26
MS_INS#/XD_CD1# 15
26 MS_INS#/XD_CD1#
36
SD_CD#/XD_CD0# 14
26 SD_CD#/XD_CD0#
37 PCIE_WAKE#
PCIE_WAKE# 7,32,41
13
38 CARD_CLK_REQ#
CARD_CLK_REQ# 9
12
39 EXPRCRD_PWREN# PAD T52
MS_CLK/XD_R/B# 11
26 MS_CLK/XD_R/B#
40
B +MF_VCC 10 B
41 PLTRST#
PLTRST# 3,9,26,29,31,32,41
9
42
8
43
+1.5V_RUN 7
44 +1.5V_RUN
6
45
5
46 1394 CONNECTOR
+3.3V_RUN 4
47 +3.3V_RUN
3 AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.
48
2
49
DLP11SN900HL2L
50
+3.3V_SUS 1
50 +3.3V_SUS
4 4 3 3
1 1 2 2
88242-5001
L50 CN5
FOX_UV31413-WRJOL-7H

TPB0- 1
26 TPB0N 1

1
TPB0+ 2
C 26 TPB0P 2 C
Q2 TPA0- 3
26 TPA0N 3
TPA0+ 4
26 TPA0P 4

5
6
41

5
6
4 4 3 3
1 1 2 2
J10
L51
1
2 DLP11SN900HL2L
9 ICH_USBP9- ICH_USBP9- 3
9 ICH_USBP9+ ICH_USBP9+ 4
5
PCIE_TX4- 6 *TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.
9 PCIE_TX4- PCIE_TX4+
9 PCIE_TX4+ 7 *TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.
8
PCIE_RX4- 9
9 PCIE_RX4-
PCIE_RX4+ 10
9 PCIE_RX4+
11
CLK_PCIE_EXPCARD# 12
9 CLK_PCIE_EXPCARD# CLK_PCIE_EXPCARD
9 CLK_PCIE_EXPCARD 13
14

ACS_88513-144N

D D

QUANTA
Title
COMPUTER
ExpressCard/SmartCard

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 28 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

U17 +RTC_CELL
36 KSO[0..16]
R507 *0_short
3 1 2 +3.3V_ALW
36 KSI[0..7] ITE8502E VBAT1
VCC 11 +3.3V_RUN
SMBDAT0 4 3 RP4
LQFP-128L

2
SMBCLK0 1 2.2KX2
51 IMVP_PWRGD
KSO16
57
56
KSO17/GPC5 VSTBY1 26
50
+3.3V_ALW
C507
Q2 2
KSO15 KSO16/GPC3 VSTBY2 0.1U SMBDAT1
55 92 4 3 RP5

1
KSO14 KSO15 VSTBY3 SMBCLK1
54 KSO14 VSTBY4 114 2 1 10KX2
+3.3V_ALW KSO13 53 121 16
KSO12 KSO13 VSTBY5 SMBDAT2
52 KSO12/SLCT VSTBY6 127 4 3 RP6
KSO11 51 SMBCLK2 2 1 2.2KX2
KSO10 KSO11/ERR
46 KSO10/PE
KSO9 45 USBP1_SIDE_EN# R248 2 1 10K
KSO9/BUSY
2

2
D D
KSO8 44 66 HWPG
KSO8/ACK ADC0/GPI0 HWPG 42
C278 C301 C510 C298 C248 KSO7
10U 0.1U 0.1U 0.1U 0.1U KSO6
43
42
KSO7/PD7 ADC1/GPI1 67
68
IMVP6_PROCHOT# 51 29
SUS_PWR_ACK 7
1

1
603 KSO5 KSO6/PD6 ADC2/GPI2 LCD_CBL_DET# SUS_ON R510 2
KEYBOARD 1 100K
6.3 16 16 16 16 KSO4
41
40
KSO5/PD5 ADC3/GPI3 69
70 INVERTER_CBL_DET#
LCD_CBL_DET# 24
INVERTER_CBL_DET# 24
19
KSO3 KSO4/PD4 ADC4/GPI4 IMVP_VR_ON R254 *100K_NC
39 KSO3/PD3 ADC5/GPI5 71 PBAT_PRES# 53
KSO2 38 72
KSO2/PD2 ADC6/GPI6 IINP 45 +3.3V_RUN
Place these caps close to ITE8502. KSO1 37 ADC/DAC 73 SIO_SLP_S5#
KSO1/PD1 ADC7/GPI7 SIO_SLP_S5# 7
KSO0 36 KSO0/PD0 LCD_CBL_DET# R238 10K
DAC0/GPJ0 76 CRIT_TEMP_REP# 10 2 1
KSI7 65 77 INVERTER_CBL_DET# R239 2 1 10K
KSI7 DAC1/GPJ1 SIO_EXT_WAKE# 10
KSI6 64 78 USBP1_SIDE_EN# IRQ_SERIRQ R502 1 2 10K
KSI6 DAC2/GPJ2 USBP1_SIDE_EN# 33
KSI5 63 79 R249 1 2 *0_short LCD_BAK# R501 2 1 *10K_NC
KSI5 DAC3/GPJ3 LAN_PCIE_PWR_CTRL 10,41
KSI4 62 80
KSI4 DAC4/GPJ4 ICH_RSMRST# 7
KSI3
KSI2
61
60
KSI3/SLIN DAC5/GPJ5 81 1
D14
2
RB751V40T1G
SIO_PWRBTN# 7 Q2 107 +3.3V_SUS
KSI1 KSI2/INT
KSI0
59 KSI1/AFD 103 SUS_PWR_ACK R237 10K
Q2 58 KSI0/STB
24 AC_PRESENT R504 10K
PW M0/GPA0 BREATH_LED# 37
PW M1/GPA1 25 BAT2_LED# 37
R496 1 2 *0_short22 28
3,9,26,28,31,32,41 PLTRST# LPCRST/W UI4/GPD2 PW M2/GPA2 FAN1_PWM 38
R495 0
15 9 CLK_PCI_8502 13
6
LPCCLK PW M3/GPA3 29
30
PWM_VADJ 24
8,32 LPC_LFRAME# LFRAME PW M4/GPA4 BAT1_LED# 37
8,32 LPC_LAD0
8,32 LPC_LAD1
10
9
LAD0
PWM PW M5/GPA5 31
32
KB_BACKLITE_EN 36
PAD T30
62 +3.3V_RUN 51
LAD1 PW M6/GPA6
8,32 LPC_LAD2 8 LAD2 PW M7/GPA7 34 BEEP 39
8,32 LPC_LAD3 7 LAD3 R500 ICH_AZ_CODEC_RST0#
SERIRQ 103 93
TACH0/GPD6 47
48
FAN1_TACH 38
*100K_NC
SC(V1.0)P38: 7 CLKRUN# CLKRUN/GPH0/ID0 TACH1/GPD7 PANEL_BKEN 7
C IRQ_SERIRQ 5 LPC C
8 IRQ_SERIRQ SERIRQ

3
8.2-k pull-up to +V3.3S D13 2 RB751V40T1G
1 15 120 Q54
CRB uses a 10-k pull-up to +V3.3S. 10 SIO_EXT_SMI# ECSMI/GPD4 TMRI0/W UI2/GPC4 LID_SW# 36
D11 2 RB751V40T1G
1 23 124 2 *2N7002W-7-F_NC
10 SIO_EXT_SCI# ECSCI/GPD3 TMRI1/W UI3/GPC6 SIO_SLP_S3# 7 R503

3
D16 2 RB751V40T1G
1 126
10 SIO_A20GATE GA20/GPB5

1
17 8,39 ICH_AZ_CODEC_RST# 1 2 2

1
24 LCD_TST LPCPD/W UI6/GPE6 C505
10 SIO_RCIN#
D24 2 RB751V40T1G
1 4 108 LCD_CONTRAST1 88 *390K_NC *0.1U_NC

2
WRST# KBRST/GPB6 RXD/GPB0 Q55 10
14 W RST TXD/GPB1 109 H_CPUDET# 3
LCD_BAK# 16 119 *MMST3904-7-F_NC
24 LCD_BAK# PW UREQ/GPC7 GPC0
IR/UART CTX0/GPB2 123 RUN_ON_1 42
39 NB_MUTE# 19 L80HLAT/GPE0 CRX1/GPH1/ID1 94 HDDC_EN 35
ICH_AZ_CODEC_RST0# R494 *0_short 20 95 IMVP_VR_ON
L80LLAT/W UI7/GPE7 CTX1/GPH2/ID2 IMVP_VR_ON 51

SMBCLK0
Q2 Board ID Straps
Charge and BAT 38,45,53 SMBCLK0 110 SMCLK0/GPB3
SMBDAT0 SUS_ON +3.3V_ALW
38,45,53 SMBDAT0 111 SMDAT0/GPB4 FLFRAME/GPG2/LF 100 SUS_ON 47,52 Discrete
FLRST/GPG0/TM 106 KB_DET# 36
SMBCLK1 115 104
CLK, LCD and Thermal 9 SMBCLK1
SMBDAT1 SMCLK1/GPC1 FLAD3/GPG6
9 SMBDAT1 116 SMDAT1/GPC2 SMBUS LPC/FWH
SMBCLK2 117
FLASH FLAD2/SO 103
102
EC_FLASH_SPI_DO 30 5 84 105
SMCLK2/GPF6 FLAD1/SI EC_FLASH_SPI_DIN 30

1
SMBDAT2 118 SMDAT2/GPF7 FLAD0/SCE 101
105
EC_FLASH_SPI_CS# 30
R256 R265 R262 R261
Q1
FLCLK EC_FLASH_SPI_CLK 30
*10K_NC *10K_NC 10K 10K
62
72 T32 85

2
PAD R257 1 PS2CLK0/GPF0
+3.3V_ALW 2 *10K_NC 86 PS2DAT0/GPF1 EGAD/GPE1 82 PCH_PWRGD 7
EGPC USB_BACK_EN#
Q7 87
EGCS/GPE2 83
84
ALW_ON 37,46
PAD T31 BID1
53 PS_ID PS2CLK1/GPF2 EGCLK/GPE3
88 PS/2 CHIPSET_ID1
B T33 PAD PS2DAT1/GPF3 B
BID2
36 CLK_TP_SIO 89
62
PS2CLK2/GPF4 BID2
36 DAT_TP_SIO 90 PS2DAT2/GPF5 GPH3/ID3 96 PAD T34

2
97 USB_BACK_EN#
GPH4/ID4 USB_BACK_EN# 34
GPIO BID1
+3.3V_ALW 15 GPH5/ID5 98
99 CHIPSET_ID1 R255 R264 *10K_NC R260
ITE8502_XTAL1 GPH6/ID6 10K 10K R263 *10K_NC
128 CK32K GPG1/ID7 107 MODC_EN 35

1
2

ITE8502_XTAL2 R251 *100K_NC +3.3V_ALW


103 2 CK32KE 16 1
R499 ITE8502IX_JX
103
D26 100K
12 VCORE RI1/W UI0/GPD0 18 SATA_ACT# 8 UMA
1 VSS1 RI2/W UI1/GPD1 21 2 1 ACAV_IN 37,45
1 2 WRST# 27 35 RB751V40T1G D12
38,46 THERM_STP# PCB_BEEP_EN 39
1 1

VSS3 W UI5/GPE5
49 VSS4
RB751V40T1G C504 91 112 AC_PRESENT 7 VGA_IDENTIFY
1U VSS5 RING/PW RFAIL/LPCRST/GPB7
113 VSS6
603 +3.3V_ALW 122 125 SYS_PWR_SW# 37
2

10 L49 BLM11A05S VSS7 PW RSW /GPE4


BID0
74 AVCC GINT/GPD5 33 LCDVCC_TST_EN 24
603 75 CHIPSET_ID1 BID1 USB_BACK_EN# FM9B(UMA) FM9 (Dis)
AVSS
2

C506 0 0 0 SSI (X00) SSI (X00)


0.1U ITE8502E 0 0 1 PT (X01) PT (X01)
32KHz Clock. L48 lqfp128-16x16-4-nb1 0 1 0 ST (X02) ST (X02)
1

16 0 1 1 QT (A00) QT (A00)
ITE8502_XTAL2 15 603 1 0 0 (A01) (A01)
BLM11A05S 1 0 1

15 15
CLK_PCI_8502 ITE8502IX_JX
A
W1 15 +3.3V_RUN
A

4 1 ITE8502_XTAL1
R250
QUANTA
2

3 2 10 C290
0.1U R266
C509 32.768KHZ C508 *10K_NC
COMPUTER
1

18P/50V 18P/50V 16
1

50 50 R267 *0_NC Title


1

C289 LCD_CONTRAST1 1 2 Ultra I/O Controller ECE5028


LCD_CONTRAST 24
2.2P
2

Size Document Number Rev


50 FM9B 3A

Date: Wednesday, October 07, 2009 Sheet 29 of 65


5 4 3 2 1
5 4 3 2 1

For EC 8Mbit (1M Byte) RTC BATTERY


+3.3V_ALW +3.3V_ALW

+RTC_CELL +3.3V_ALW +PWR_SRC


52

1
R511
59

1
10K
R515 U21
U36 10K 1 2 3 1

2
D27 OUT IN
29 EC_FLASH_SPI_CS# 1 CE# VDD 8 4 5/3#
R514 1 2 15 EC_FLASH_SPI_CLK_R 6 RB751V40T1G
29 EC_FLASH_SPI_CLK

2
SCK

1
D D
R508 1 2 15 EC_FLASH_SPI_DIN_R 5 C364 2 GND C365
29 EC_FLASH_SPI_DIN
R509 1 SI SHDN 5
29 EC_FLASH_SPI_DO 2 15 EC_FLASH_SPI_DO_R 2
SO HOLD# 7 2.2U/6.3V/0603 *1U_NC
603 *MAX1615EUK-T+_NC 805

2
2
C511 3 4 6.3 25
22P W P# VSS C512
MX25L8005M2C-15G 0.1U

1
50 BT1
16 1 2 +RTC_1 1 2 +RTC 2
D25 R597 1K 1
RB751V40T1G

2
C542 AAA-BAT-019-K01 RTC-BATTERY
1U
603
104

1
10
103

For PCH 32Mbit (4M Byte)

+3.3V_RUN +3.3V_RUN

C
52 C

R392 54
10K
59 R378
U27 10K +3.3V_RUN
iTPM ENABLE/DISABLE
SPI_CS0# R393 15 SPI_CS0#_R 1 8
8 SPI_CS0# CE# VDD
SPI_CLK R391 15 SPI_CLK_R 6
8 SPI_CLK SCK
SPI_SI R390 15 SPI_SI_R 5 R394 *1K_NC SPI_SI
8 SPI_SI SI
SPI_SO R395 15 SPI_SO_R 2 7
8 SPI_SO SO HOLD#
C431 3 4
22P W P# VSS C432 TPM Function R712
W25X32VSSIG 0.1U
50 Enable Mount
10
Disable NC
(Default)

B B

A A

QUANTA
Title
COMPUTER
Ultra I/O Controller ECE5028

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 30 of 65


5 4 3 2 1
1 2 3 4 5 6 7 8

A A

87

39 MiniCard WWAN connector


+3.3V_RUN +3.3V_RUN +3.3V_RUN +1.5V_RUN

J13

R333 *1K_NC 1 2
W AKE# 3.3V_1
T57 PAD 3 RESERVED_1 GND0 4
T58 PAD 5 RESERVED_2 1.5V_1 6
7 8 UIM_PWR
CLKREQ# UIM_PW R UIM_DATA
24 9
11
GND1 UIM_DATA 10
12 UIM_CLK
9 CLK_PCIE_MINI2# REFCLK- UIM_CLK UIM_RESET
9 CLK_PCIE_MINI2 13 REFCLK+ UIM_RESET 14
15 16 UIM_VPP
GND2 UIM_VPP

17 UIM_C8 GND3 18
19 UIM_C4 W _DISABLE# 20 WWAN_RADIO_DIS# 10
21 GND4 PERST# 22 PLTRST# 3,9,26,28,29,32,41
B
9 PCIE_RX1- 23 PERn0 3.3VAUX1 24 +3.3V_RUN
B
9 PCIE_RX1+ 25 PERp0 GND5 26
27 GND6 1.5V_2 28
29 GND7 SMB_CLK 30 WLAN_SMBCLK 13,14,28,32,35
PCI-Express TX and RX 9 PCIE_TX1- 31 PETn0 SMB_DATA 32 WLAN_SMBDATA 13,14,28,32,35
direct to connector 33 34 L32
9 PCIE_TX1+ PETp0 GND8 USBP5 D- USBP5 D+
35 GND9 USB_D- 36 1 2 ICH_USBP5+ 9
37 38 USBP5 D+ USBP5 D- 4 3 ICH_USBP5- 9
10 PCIE_MCARD2_DET# RESERVED_3 USB_D+
39 RESERVED_4 GND10 40 USB_MCARD2_DET# 10
41 42 *PLW3216S900SQ2T1_NC
RESERVED_5 LED_W W AN# PAD T56
43 RESERVED_6 LED_W LAN# 44 Layout Note:
45 RESERVED_7 LED_W PAN# 46 R344 and R345
47 RESERVED_8 1.5V_3 48 1 2 close to choke
49 RESERVED_9 GND11 50 R326 *0_NC
51 52 as possible to
RESERVED_10 3.3V_2 minimize stubs.
1 2
R327 *0_NC
*LTS_AAA-PCI-092-K01_NC

JSIM1
ESD3 +1.5V_RUN +3.3V_RUN Place caps close to connector.
UIM_RESET 1 6 UIM_VPP UIM_PWR
UIM_PWR 1 6 UIM_PWR
5 VCC GND 6 2 2 5 5
UIM_CLK 3 4 UIM_DATA
3 4

1
UIM_RESET 3 4 UIM_VPP
RST VPP
2

1
C380 C384 C379 C378 C377 C356 C528 C529 C527 C361 C526 + C355 + C360
UIM_CLK 1 2 UIM_DATA *33P_NC *33P_NC *IP4220CZ6_NC *33P_NC *33P_NC *1U_NC *0.047U_NC *33P_NC *33P_NC *0.047U_NC *33P_NC *0.047U_NC *100U_NC *330U_NC
CLK DATA 603 7343
1

2
C C
50 50 50 50 10 10 50 50 10 50 10 6.3 6.3

*TYC_1747314-1_NC

Place as close as possible to JSIM1 connector

D D

QUANTA
Title
COMPUTER
MINI-PCI

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 31 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

MiniCard WLAN connector

+3.3V_RUN +3.3V_RUN +1.5V_RUN


94
C543 1 2 100P J12 It is for debug only
1 2
it is can remove at QT. Q2
A 7,28,41 PCIE_WAKE# W AKE# 3.3V_1 A
COEX2_WLAN_ACTIVE 3 4
COEX1_BT_ACTIVE_MINI RESERVED_1 GND0
5 RESERVED_2 1.5V_1 6
MINI1CLK_REQ# MINI1CLK_REQ# 7 8 R516 1 2 *0_NC
9 MINI1CLK_REQ# CLKREQ# UIM_PW R LPC_LFRAME# 8,29
9 10 R517 1 2 *0_NC
GND1 UIM_DATA LPC_LAD3 8,29
1

11 12 R518 1 2 *0_NC
9 CLK_PCIE_MINI1# REFCLK- UIM_CLK LPC_LAD2 8,29
C523 13 14 R519 1 2 *0_NC
9 CLK_PCIE_MINI1 REFCLK+ UIM_RESET LPC_LAD1 8,29
220P 15 16 R520 1 2 *0_NC
LPC_LAD0 8,29
2

GND2 UIM_VPP
It is for debug only Q3
50 it is can remove at QT. Q3
R305 1 2 *0_NC 17 18
3,9,26,28,29,31,41 PLTRST# R304 1 UIM_C8 GND3
9 CLK_LPC_DEBUG 2 *0_NC
CLK_LPC_DEBUG_R 19 UIM_C4 W _DISABLE# 20 WLAN_RADIO_OFF#
21 GND4 PERST# 22 PLTRST# 3,9,26,28,29,31,41
9 PCIE_RX2- 23 PERn0 3.3VAUX1 24 +3.3V_RUN
9 PCIE_RX2+ 25 PERp0 GND5 26
27 GND6 1.5V_2 28
29 30 WLAN_SMBCLK_C 1R293 *0_short
2 WLAN_SMBCLK
GND7 SMB_CLK WLAN_SMBDATA_C WLAN_SMBDATA
PCI-Express TX and RX 9 PCIE_TX2-
31 PETn0 SMB_DATA 32 1 2
direct to connector 33 34 R292 *0_short +3.3V_RUN
9 PCIE_TX2+ PETp0 GND8
35
37
GND9 USB_D- 36
38
ICH_USBP4- 9 Q2
10 PCIE_MCARD1_DET# RESERVED_3 USB_D+ ICH_USBP4+ 9
39 RESERVED_4 GND10 40 USB_MCARD1_DET# 9

4
2
C544 1 2 100P 94 41
43
RESERVED_5 LED_W W AN# 42
44 1 2
RESERVED_6 LED_W LAN# C474 100P RP7
T54 PAD 45 RESERVED_7 LED_W PAN# 46
2.2KX2
Non-iAMT T55 PAD 47
49
RESERVED_8 1.5V_3 48
50 Q30
T53 PAD RESERVED_9 GND11

2
51 52 C473 1 2 100P 2N7002W-7-F

3
1
RESERVED_10 3.3V_2
B
94 WLAN_SMBCLK 1 3
13,14,28,31,35 WLAN_SMBCLK ICH_SMBCLK 9,13,14,60 B
LTS_AAA-PCI-092-K01

1 2
Suport for WoW 103 R299 *0_NC
+1.5V_RUN +3.3V_RUN Place caps close to connector.
WLAN_RADIO_OFF# 2 1 +3.3V_RUN
WLAN_RADIO_DIS# 10
D20 Q29

2
RB751V40T1G 2N7002W-7-F
1

2
+ C330
1

1 2 Prevent backdrive when C518 C520 C521 C519 C517 C524 C525 *330U/6.3V_NC WLAN_SMBDATA 1 3
13,14,28,31,35 WLAN_SMBDATA ICH_SMBDATA 9,13,14,60
C477 R300 *0_NC 0.047U 0.047U 0.1U 0.047U 0.1U 0.047U 4.7U 7343
WoW is enabled.
2

2
100P 805 6.3
2

10 10 16 10 16 10 10
94 1 2
R298 *0_NC

C C
+3.3V_RUN

C357 0.1U Support Dell BT365 (Little Stone) module


2 1

13 Bluetooth BTB Conn


14
09 J9
COEX1_BT_ACTIVE_MINI 2 1
Q2
COEX1_BT_ACTIVE BT_DET# BT_DET# 9
Q2 4 3 COEX2_WLAN_ACTIVE
3.3V COEX2_W LAN_ACTIVE
6 USB+ NC 5
9 ICH_USBP8+
8 USB- HW _RADIO_DIS# 7 BT_RADIO_DIS# 10
9 ICH_USBP8-
10 GND BT_ACTIVE 9
1

C358 12 11
0.1U GND NC
2

14 GND NC 13
2

C362
R334 C363 100P
2

YEA-BTB-016-514-K 10K 33P


2

H20
H-TC232BC138D122P2
1

h-tc232bc118d118pt

D D
1

QUANTA
Title
COMPUTER
MDC CONN.

Size Document Number Rev


FM9B 3A

Date: Friday, October 02, 2009 Sheet 32 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

Side External USBX2


PN is old, Because New Part can't ready before SST build.
External USB PORT hookup reference. Your design may
need more or less external ports and may be mapped
differently
60 0
+USB_SIDE_PWR 91
62 USBP1 D-
1
2
VBUS GND 9
10 SATA_TX4+_C C212 0.01U/16V SATA_TX4+
SATA_TX4+ 8
DLW21HN900SQ2L USBP1 D+ D- A+ SATA_TX4-_C C211 0.01U/16V SATA_TX4-
3 D+ A- 11 SATA_TX4- 8

1
ICH_USBP0+ 1 2 USBP0 D+ 4 12
9 ICH_USBP0+ GND GND
ICH_USBP0- 4 3 USBP0 D- C476 C475 13 SATA_RX4-_C C197 0.01U/16V SATA_RX4-
9 ICH_USBP0- B- SATA_RX4- 8
150P 0.1U 14 SATA_RX4+_C C196 0.01U/16V SATA_RX4+
SATA_RX4+ 8

2
A L46 1206 25 B+ A
5 VBUS GND 15
NPO 10 USBP0 D- 6 16
USBP0 D+ D- DET#
62 7 D+ Shield 17

Q2 +USB_SIDE_PWR
8 GND Shield 18
62
Shiled 19
72
Shield 20
72

1
JUSB1
C168 C167 3Q31815C-KB2B1B3-8H
150P 0.1U

2
DLW21HN900SQ2L 25
ICH_USBP1+ 1 2 USBP1 D+ NPO 10
9 ICH_USBP1+
ICH_USBP1- 4 3 USBP1 D- Please put those on the same side of MB PCB
9 ICH_USBP1-
L47 1206
USBx2 & ESATA COMBO

Q2
USB BUS SW

Platforms should put in PADS for the USB chokes if they


have the room. Chokes should be NOPOP.
62
B B

Place ESD diodes as close as USB connector.

ESD2
USBP0 D- 1 6 USBP1 D+
1 6 +USB_SIDE_PWR
2 2 5 5
USBP0 D+ 3 4 USBP1 D-
3 4
*SRV05-4.TCT_NC

Place one 150uF cap by each


USB connector.
+5V_SUS

U6 Each channel is 1A E-SATA Re-driver


2 IN GND 1

3 7 +USB_SIDE_PWR
29 USBP1_SIDE_EN# EN1# OUT1
8 OC0#
OC1# OC0# 9
1

4 6 +USB_SIDE_PWR
C
C457 C458 EN2# OUT2 C
OC2# 5
*10U_NC 0.1U
2

805
10 10 TPS2062AD + C466
150U

6.3

72

62

D
62 D

QUANTA
Title
COMPUTER
SERIAL PORT & USB

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 33 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

D D

LN1 1206
ICH_USBP2- 4 3 USBP2 D-
9 ICH_USBP2-
ICH_USBP2+ 1 2 USBP2 D+
9 ICH_USBP2+
DLW21HN900SQ2L

Q2

Place one 150uF cap by each


C C
USB connector.
+5V_SUS
U28 Each channel is 1A
2 IN GND 1

3 7 +USB_BACK_PWR
29 USB_BACK_EN# EN1# OUT1
OC1# 8 OC1# 9
4 6 +USB_BACK_PWR
EN2# OUT2

1
OC2# 5
C421 C437
*10U_NC 0.1U

2
805 TPS2062AD + C462
10 16 150U
6.3

J7
Place ESD diodes as close as USB connector. +USB_BACK_PWR 1 1

1
B B
USBP2 D+ 2
ESD1 C195 C166 USBP2 D- 2
3 3
USBP2 D- 1 6 150P 0.1U 4

2
1 6 +USB_BACK_PWR 25 4
2 2 5 5
USBP2 D+ 3 4 NPO 16 1775295-4
3 4
*SRV05-4.TCT_NC

A A

QUANTA
Title
COMPUTER
Right USB

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 34 of 65


5 4 3 2 1
1 2 3 4 5 6 7 8

CON4
SATA Connector. DG: Place TX cap close to connector ODD Connector
GND1 1
RXP 2 SATA_TXP0_C C513 0.01U/16V SATA_TX0+ 8 CN4
DG: Place TX cap close to connector
3 SATA_TXN0_C C514 0.01U/16V SATA_TX0- 8
RXN S1
GND2 4 GND1 1
5 SATA_RXN0_C C515 0.01U/16V 2 SATA_TXP1_C C294 0.01U/16V SATA_TX1+ 8
TXN SATA_RX0- 8 TXP
6 SATA_RXP0_C C516 0.01U/16V 14 3 SATA_TXN1_C C293 0.01U/16V SATA_TX1- 8
TXP SATA_RX0+ 8 14 TXN
GND3 7 GND2 4
5 SATA_RXN1_C C292 0.01U/16V
RXN SATA_RX1- 8
6 SATA_RXP1_C C291 0.01U/16V
RXP SATA_RX1+ 8
A 3.3V_0 8 +3.3V_RUN GND3 7 A
9 S7
3.3V_1 P1
3.3V_2 10 DP 8
GND4 11 +5V 9
GND5 12 +5V 10 +5V_MOD
GND6 13 15 15 MD 11
5V_0 14 +5V_HDD GND 12
5V_1 15 GND 13
P6
5V_2 16
17
58 48325-1106
GND7 FFS_INT2_R
RSVD 18
GND8 19
12V_0 20
12V_1 21
12V_2 22

67492-1441

+3.3V_RUN Place caps close to connector.


Place caps close to connector.
+5V_MOD

C522 C335 C332 C333 C334


*10U/10V/0805_NC *1U/10V/0603_NC *0.1U/16V_NC *0.1U/16V_NC *1000P_NC C479 C478 C480 C490 C489

B *10U/10V/0805_NC 1U/10V/0603 0.1U/16V 0.1U/16V 1000P B

Place caps close to connector.


+5V_HDD

C342 C339 C340 C341 C350 C349

10U 1U/10V/0603 0.1U/16V 0.1U/16V 0.1U/16V 1000P

+5V_RUN +5V_MOD +5V_RUN

+5V_RUN +5V_HDD +5V_RUN Q51


*SI4800BDY-T1-E3_NC
Q31 8 3 R199 *0_short
*FDC655BN_NC 7 2 1 2
6 R313 *0_short +3.3V_ALW 6 1 805
5 4 1 2 5

1
805 C249
2 Q2
1

1 *10U_NC

4
2

1
805 R214
Q2

2
C351 R312 R498 10 *100K_NC
3

+3.3V_ALW +15V_ALW *4.7U_NC *100K_NC *100K_NC R492


1

2
603 +15V_ALW 2 1 MOD_EN_5V
2

6.3 *100K_NC

2
1

6
C C
R324
R332 2 1 HDD_EN_5V 2
*100K_NC Q53B
*100K_NC
*2N7002DW-7-F_NC

1
6

3
2

1
2 29 MODC_EN 5
Q32B Q53A C250

1
*2N7002DW-7-F_NC *2N7002DW-7-F_NC *0.1U_NC
1

2
3

603
R493
1

5 25
29 HDDC_EN *100K_NC
Q32A C354
1

*2N7002DW-7-F_NC *0.1U_NC
4

2
603
R325 25
*100K_NC
2

116

3-axis Fall Sensor (HDD data protector) +3.3V_RUN +5V_HDD

+3.3V_RUN U8

1
1 VDD_IO SCL 14 WLAN_SMBCLK 13,14,28,31,32
1

D C229 C228 2 13 R412 D


GND1 SDA WLAN_SMBDATA 13,14,28,31,32
10U 0.1U/10V 100K
2

603 3 12
2

Reserved1 SDO 2
6.3
4 GND2 Reserved2 11 FFS_INT2 1 3 1
D15
2
RB751V40T1G
FFS_INT2_R QUANTA
5

6
GND3 GND4 10

9 R180 0 FFS_INT2
58 Q57
2N7002W-7-F
Title
COMPUTER
VDD INT2 SATA (HDD&CD_ROM)
DE351DL is ST vender for DELL Part Number 7 8 R179 *0_short
66
Vender PN: LIS302DLTR CS INT1 PCH_IRQH_GPIO2 9
Size Document Number Rev
Quanta PN: AL000302A00 FM9B 3A
DE351DLTR
Q2 Date: Monday, October 05, 2009 Sheet 35 of 65
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

KEYBOARD CONNECTOR
+5V_RUN +3.3V_ALW R73 1 2 10K
+3.3V_ALW +3.3V_ALW
JKB1
Touch Pad

GND1
29 KB_DET# 1

2
KSI7
2

1
3
R235 KSI6
RP3 100K KSI4 3
KSI2 4
4.7KX2
41 KSI5 5

1
KSI1 6
A
JP1 KSI3 7 A
29 KSO[0..16]

2
4
KSI0 8
29 LID_SW# 9
1 KSO5
1 29 KSI[0..7] 10
L22 1 2 BLM18AG601SN1D TP_CLK 2 KSO4
29 CLK_TP_SIO 2 11
603 3 KSO7
L23 1 3 12
29 DAT_TP_SIO 2 BLM18AG601SN1D TP_DATA 4 4
KSO6
13
603 5 KSO8
5 KSO3 14
+5V_RUN 6 6 15
KSO1
88513-064N KSO2 16
17
1

1
C282 C283 KSO0
10P/50V 10P/50V C284 C285 C286 C287 C277 C288 KSO12 18
10P/50V 10P/50V 0.1U 0.047U 0.047U 0.1U KSO16 19
2

2
50 50 KSO15 20
50 50 16 10 10 16 KSO13 21
KSO14 22
KSO9 23
KSO11 24
KSO10 25
26
27
28

GND2
29
30
FH28-60(30)SB-1SH(86)

B B

63
CP2 100PX4 CP1 100PX4
C57 100P KSI7 8 7 KSO12 8 7 KSO14
50 6 5 KSO16 6 5 KSO9
4 3 KSO15 4 3 KSO11
2 1 KSO13 2 1 KSO10

1206 50 1206 50

CP4 100PX4 CP3 100PX4


8 7 KSO4 8 7 KSO3
6 5 KSO7 6 5 KSO1
4 3 KSO6 4 3 KSO2
2 1 KSO8 2 1 KSO0

1206 50 1206 50

CP6 100PX4 CP5 100PX4


8 7 KSI6 8 7 KSI1
6 5 KSI4 6 5 KSI3
4 3 KSI2 4 3 KSI0
2 1 KSI5 2 1 KSO5
C C
1206 50 1206 50

100P CAPS CLOSE TO JKB1

Key board illumination


41
+KB_LED power trace width >10 mil +KB_LED

J6 +KB_LED
R80 100K 1
+5V_RUN +KB_LED 1
8 KB_LED_DET 1 2 2 2
1206L050YR 3 3
1

1
1 2 LED_PWM 4
FS1 1206 4 C103
R79 88513-044N 0.1U

2
200K
16
2

Q8
SI2304BDS-T1-E3

D LED_PWM 3 1 D

QUANTA
2

Title
COMPUTER
29 KB_BACKLITE_EN
TOUCH PAD, BULE TOOTH & FIR

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 36 of 65


1 2 3 4 5 6 7 8
A B C D E

Touch Screen Module Note:


1. VBUS IND:VBUS indication should be supplied
to single the DuoSense to connect
25 According to the USB 2.0 specification.
32 A GND voltage from the host should indicate
38 49 a connection.
J3
2. Maximum cable resistance on VCC, GND should be
150m ohm.
Power button Cable
+5V_RUN 1 3. FPC cable should support 12MHz USB singles.
R3 *0_shortUSBP12 D- A tri-state should indicate no connection.
USBP12 D+ 2 J5
4 Q2 3
1
4
4 BREATH_PWRLED 1
2 2
POWER_ SW_IN0# 3
87212-0402L 3
4 4
1775295-4

Need check the connector footprint and symble.

9 ICH_USBP12+ 1
4
L34
2
3
USBP12 D+
USBP12 D-
3VALW ON POWER LOGIC
9 ICH_USBP12-
*PLW3216S900SQ2T1_NC
72 +3.3V_ALW
1206
1 2
R338 0

1 2
62

2
R337 0 +5V_ALW2
R268
100K

1
Battery status.

2
R277 R276
3
4 D17
100K 100K 3

+3.3V_ALW +3.3V_ALW +5V_ALW2 12 SYS_PWR_SW# 29

1
17 BAS316

1
1

C302
1

R35 0.1U

2
100K POWER_ SW_IN0# 16
3.3V_ALW_ON 46
2

47K
2

1 3 2 Q6
29 BAT1_LED#
10K D19

3
Q5 DDTA114YUA-7-F
2N7002W-7-F 2 Q22
2N7002W-7-F
3

1
BAS316

1
BAT1_LED
R46 2 1 220 RBAT1_LED 53 C304
*0.1U_NC

2
10

3
2 Q23
29,46 ALW_ON
+3.3V_ALW 2N7002W-7-F

1
3
2 Q24
29,45 ACAV_IN
1

2
2N7002W-7-F 2

1
47K
2 Q4
29 BAT2_LED#
10K
DDTA114YUA-7-F
3

BAT2_LED
R36 2 1 68 RBAT2_LED 53

+3.3V_ALW

BREATH_LED# C40 *100P_NC 50


1

2
POWER_ SW_IN0# C35 *100P_NC 50
+3.3V_SUS +5V_SUS +5V_SUS *DA204U_NC
D3
3

R62 POWER_ SW_IN0#


100K
2

R63 100
1 1 3 2 4 BR_LED 1 2 BREATH_PWRLED 1
29 BREATH_LED#
Q7 U4
2N7002W-7-F TC7SZ04FU(T5L,F,T)
QUANTA
3

Title
COMPUTER
SWITCH, KEYBOARD & LED&Touch Screen Module

Size Document Number Rev


FM9B 3A

Date: Monday, October 05, 2009 Sheet 37 of 65


A B C D E
1 2 3 4 5 6 7 8

A A

+3.3V_RUN
D23
*SSM34PT_NC
1 2
+5V_RUN
J2
89

2
+5V_RUN 4 4

2
FAN1_PWM 3 R365 R361 Q38
29 FAN1_PWM 3
2 2 1 3 SMBCLK0 29,45,53
2

1 1 *DA204U_NC
C371 C375
2.2U 0.1U MLX_53398-0471 D21 2N7002W-7-F +3.3V_RUN
1

805 10K 10K

3
16 16

2
EC_SMBCLK0
15 EC_SMBCLK0
FAN1_PWM Q40
+5V_RUN R345 4.7K EC_SMBDAT0 1 3
FAN1_TACH 29 15 EC_SMBDAT0 SMBDAT0 29,45,53
2N7002W-7-F

B B

Place under CPU 10/20mils


REM_DIODE1_P
+3.3V_RUN
U24
3

1
C424 C390 1 8 EC_SMBCLK0
Q44 *2200P_NC 2200P VDD SCL
2
MMST3904-7-F 2 7 EC_SMBDAT0
2

2
DP SDA
1

50 REM_DIODE1_N 50 3 6 THERM_ALERT#
DN ALERT#
4 SYS_SHDN# GND 5

1.Place C160 close to EMC1422 EMC1422-1-ACZL-TR


2.Place C518 to be close to Q51
1
Total capacitance between D+/D- is 2200pF(max)
C386
if use 2200pF for C160, then C518 should be dummy 0.1U SYS_SHDN#
THERM_STP# 29,46
2

10
+3.3V_RUN

1
C C
R364
1M

3
Q39
OTP 85 degree C
2

2 2N7002W-7-F

1
3

1 +3.3V_RUN R366 1 2 10K/F THERM_ALERT#


2 C391
0.1U R363 1 2 6.8K/F SYS_SHDN#
2

Q41
1

2N7002W-7-F 10

D D

QUANTA
Title
COMPUTER
FAN & THERMAL

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 38 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+5V_SPK_AMP LIN- RIN- HP2_OUT_L HP2_OUT_R J4


AUD_SPK_R1 R68 2 1 *0_short
603 1
1

1
C234 C235 C254 C253 +5V_SPK_AMP AUD_SPK_R2 R67 2 1 *0_short
603 2
2

2
*47P_NC *47P_NC 220P 220P AUD_SPK_L1 R66 2 1 *0_short
603 3
R490 R491 AUD_SPK_L2 R65 *0_short
603 3
2 1 4

2
100K *100K_NC 50 50 50 50 4
R216 1775295-4
Q2

2
100K

1
AUD_AMP_GAIN1 C39 C38 C37 C36
AUD_AMP_GAIN2 Check it is ok at ST, 100P 100P 100P 100P
GAIN1 GAIN2 GAIN

1
R215 *0_NC if it is ok then remove it.

2
0 0 6dB REGEN AUD_AMP_MUTE# 50 50 50 50

1
R489 R497
A A
*100K_NC 100K 0 1 10dB C252
0.068UF

2
1 0 15.6dB 16

1
R301 1 2 *0_NC 1 1 21.6dB

R306 4.99K/F +3.3V_RUN


2 1
VDD +5V_SPK_AMP
INTERNAL SPEAKER AMP +3.3V_RUN

1
+5V_SWF C500

1
C345 0.1U/10V 0.1U C501

1
C231 C230 C233 U9 U33 0.1U
1 2

2
1U 1U 0.1U 16 TC7SZ08FU(T5L,F,T)

2
C343

5
C344 0.015U U20A 603 603 AUD_FRONT_L C486 1 2 6800P 1206 50 LIN- 3 6 AUD_SPK_L1 16

2
SPKR_INL+ OUTL+

5
AUD_FRONT_L_1 3 MAX4492AUD+ 10 10 16 Layout Note: AUD_FRONT_R C497 1 2 6800P 1206 50 RIN- 2 7 AUD_SPK_L2 NB_MUTE# 1
VDD
AUD_FRONT_L 2.2U 1206 25 SPKR_INR+ OUTL- AMP_HP1_SHUD_L#
1 Place close 4 1
2 AUD_HP2_L0 C498 2 1 AUD_HP2_L0_R 1 R218 2 2.2K HP2_OUT_L 27 20 AUD_SPK_R1 HP1_JD 2 4
0.1U/16V R307
VSS
U18 pin 23. AUD_HP2_R0 C499 2 1 AUD_HP2_R0_R 1 R217 2 2.2K HP2_OUT_R 26
HP_INL
HP_INR
TPA6040A4 OUTR+
OUTR-
19 AUD_SPK_R2 EAPD# 2
AMP_HP1_SHUD# 40
BUFFER_VIAS 1 2 2.2U 1206 25 U32
QFN 32PIN

11

3
40 BUFFER_VIAS
C251 1 2 1U 603 10 24 16 TC7SZ08FU(T5L,F,T)

3
BIAS HPL AUD_HP2_L1 40
14K/F AUD_SPK_ENABLE# 23 15
SPKR_EN# HPR AUD_HP2_R1 40
Layout Note: AMP_HP2_EN 22
R221 +VDDA AUD_AMP_MUTE# HP_EN REGEN R201 1 +VDDA
25 4 2 *0_short
Close to U18 Pin 34 5.1K/F AUD_AMP_GAIN1 31
MUTE# SPKR_INL-
1 SET R219 1 2 *0_short
AUD_PC_BEEP
SENSEB +3.3V_RUN AUD_AMP_GAIN2 GAIN1 SPKR_INR-
1 2 32
GAIN2 Q2
29
VOUT
17 +5V_SPK_AMP
HPVDD

1
C259 9 30 VDD +5V_SPK_AMP C256 C255
R316 1 CPVDD VDD
B 2 *0_NC R223 R222 1000P 8 1U 1U B
PVDD_8

1
20K/F 39.2K/F C213 C488 C218 1 2 1U 10 18 603 603

2
50 10U 1U 805 16 C1P PVDD_18 10 10
12

1
805 603 C1N C257 C220 C232
11 28 Layout Note:

3 2

3 2

2
R315 4.99K/F 10 10 CPGND GND_28 1U 10U 0.1U
5
2 1 14
PGND_5
21 603 805 Place close U18.

2
PVSS PGND_21 10 10 16
40 HP2_JD 2 2 MIC1_JD 40 13
CPVSS

2
+5V_SWF
Q52 Q50 C487

1
2N7002W-7-F 2N7002W-7-F 1U TPA6040A4

1
C352
4

C353 0.015U U20B 805 Layout Note: +3.3V_RUN


AUD_FRONT_R_1 5 MAX4492AUD+ 16
VDD
7 AUD_FRONT_R Place close to +3.3V_RUN

1
6 pin 18. C503

1
0.1U/16V R314
VSS
0.1U U35 C502
+3.3V_RUN
FB_60ohm+-25%_100MHz +VDDA
BUFFER_VIAS 1 2 R159 +VDDA TC7SZ08FU(T5L,F,T) 0.1U
11

2
5.1K/F _3A_0.05ohm DC 10
AZALIA (HD) CODEC

2
5
14K/F SENSEA 1 2 DVDD 10

5
NB_MUTE# 1

1
C496 C238 C237 C222 C260 4 AMP_HP2_EN_L 1
U10
1

1
C214 1U 1U 0.1U 1U 0.1U HP2_JD 2 4 AMP_HP2_EN
R160 1000P 10 10 10 16 EAPD# 2

2
39.2K/F 603 603 16 1 25 603 U34

3
50 DVDD_CORE AVDD TC7SZ08FU(T5L,F,T)
9 38

3
DVDD_CORE AVDD
2 1 40
3 2

DVDD

2
Depop R479,C699 R224
*100K_NC 13 SENSEA
2
for using 92HD73C C261 SENSE_A
34 SENSEB

1
HP1_JD 40 SENSE_B +VDDA +5V_SPK_AMP +5V_RUN
*1000P_NC 50
Q10 ICH_AZ_CODEC_BITCLK 6 R220 *2.2K_NC
1

C 8 ICH_AZ_CODEC_BITCLK HDA_BITCLK C
2N7002W-7-F R181 1 2 33 AZ_CODEC_SDIN0 8 SET 2 1
8 ICH_AZ_CODEC_SDIN0 HDA_SDI BLM21PG600SN1D
Layout Note: 5 39 L21
8 ICH_AZ_CODEC_SDOUT HDA_SDO PORT_A_L AUD_HP1_L 40
Close to U19 Pin 13 8 ICH_AZ_CODEC_SYNC 10 41 AUD_HP1_R 40

1
HDA_SYNC PORT_A_R C258 R200
8,29 ICH_AZ_CODEC_RST# 11
HDA_RST# NC/VREFOUT_A
37 FB_60ohm+-25%_100MHz
0.068UF *0_NC C221 C219
21 1U 10U _3A_0.05ohm DC

2
PORT_B_L 16 603 805
AUD_SPK PORT_B_R
22 Layout Note:
EAPD# NB_MUTE# TEST_WOOFER_EN SUB_MUTE# ICH_AZ_CODEC_BITCLK R182 *22_NC C239 *1P_NC 28 10 10
_ENABLE# VREFOUT_B Place close to
0 0 0 H L PORT_C_L
23 pin 8.
24
+5V_SPK_AMP PORT_C_R
0 0 1 H L VREFOUT_C
29
18
NC/CD_L AUD_FRONT_L_1 +VDDA C263
0 1 0 H L 19
NC/CD_GND PORT_D_L
35 AUD_FRONT_L_1 40 Close to U19
20 36 AUD_FRONT_R_1 0.1U
NC/CD_R PORT_D_R AUD_FRONT_R_1 40
0 1 1 H L Depop R477,R478,R484,R473 32 25
VREFOUT_D
Pop R476,R480,R483,R475 2 1
2

1 0 0 H L R471 R488 R470 for using 92HD73C PORT_E_L


14 AUD_MIC_L 40
15 AUD_MIC_R 40
PORT_E_R

5
1 0 1 H (Disable SPK) H (Test Woofer) 100K 100K 100K R476,R483 close to U19, Let DVDD width be 10-mils 31
GPIO4/VREFOUT_E AUD_MIC1_VREFO 40
C262 1U R227 10K 1 BEEP 29
1 1 0 L (Test SPK) L (Disable Woofer) 16 AUD_HP2_L0 AUD_PC_BEEP 1 2BEEP2 2 1 BEEP1 4
1

AUD_SPK_ENABLE# PORT_F_L AUD_HP2_R0 603 10


WOOFER_EN 40 17 2 SPKR 8

1
PORT_F_R
1 1 1 L H GPIO3/VREFOUT_F
30
R226 603

3
3

+3.3V_RUN 43 2.2K U12


AUD_SPK_ENABLE# DMIC_CLK PORT_G_L 74LVC1G86GW
29 NB_MUTE# 2 2 TEST_WOOFER_EN 10 40 DMIC_CLK 2 44
DVDD DMIC0/VOL_UP/GPIO1 PORT_G_R
3

2
1

Q47 Q48 DMIC1/VOL_DN/GPIO2


45
1

2N7002W-7-F 2N7002W-7-F R225 PORT_H_L


D 46 D
*10K_NC PORT_H_R
3

Q46
3

2 EAPD# 47
29 PCB_BEEP_EN
QUANTA
2

EAPD# EAPD# DMIC_CLK/GPIO0/SPDIF_IN


2 48 12
SPDIF_OUT_0 PC_BEEP
33
1

CAP2
2N7002W-7-F Q49 27
COMPUTER
1

2N7002W-7-F DMIC_DATA VREFFILT


40 DMIC_DATA 4
DVSS1

1
7 26 Title
DVSS2 AVSS1 C485 C236 Azelia CODEC
42
AVSS2 10U 1U

2
92HD73C 805 603 Size Document Number Rev
10 10 FM9B 3A

Date: Thursday, October 01, 2009 Sheet 39 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

Headphone Jack Array Microphone & Camera


JCAMERA1
Stereo MIC Jack Q2 9 ICH_USBP11+
9 ICH_USBP11-
1
1
2 2 50
+CAM_VCC 3 3 C323 1 2 220P
39 DMIC_CLK L3 DMIC_CLK_L
*0_short 4 4
603 5 5 39 AUD_HP1_L
C313 2 1 2.2U AUD_HP1_L_R 1 R288 2 2.2K AUD_HP1_L0
C295 1U +3.3V_RUN L2 DMIC_DATA_L
*0_short 6 6 1206 25
39 DMIC_DATA
2 1 603 7
39 AUD_MIC1_VREFO 7
603 10 1 2 39 AUD_HP1_R
C312 2 1 2.2U AUD_HP1_R_R 1 R287 2 2.2K AUD_HP1_R0
R271 100K 1206 25
L22.L24,L29,L30,L31,L32 87212-0700l-7p-l C322 1 2 220P

2
DMIC_DATA 50
R259 R258 FB_600ohm+-25%_100MHz MIC1_JD 39

1
4.7K 4.7K _200mA_0.6ohm DC +3.3V_RUN L35 603 U19
C17 BLM11A05S AUD_HP1_L0 13 9 AUD_HP1_L2
CON2 90 *33P_NC AUD_HP1_R0 15
INL OUTL
11 AUD_HP1_R2

2
INR OUTR
A
2 JA6333L-B1Z4-7F 50 +5V_RUN L36 603
NC1 4 A
C296 1 2 2.2U AUD_MIC_L1 L24 1 2 BLM18BD601SN1D AUD_MIC_L2 4 *BLM11A05S_NC 6
39 AUD_MIC_L NC2
1206 25 603 3 14 8
39 AMP_HP1_SHUD# SHDNR NC3
C297 1 2 2.2U AUD_MIC_R1 L25 1 2 BLM18BD601SN1D AUD_MIC_R2 1 L37 603 +CAM_VCC 18 12
39 AUD_MIC_R
1206 25 603 6
JACK 2 (MIC) DMIC_CLK
+3.6V_CAMERA
*BLM11A05S_NC SHDNL NC4
16
C373 C337 1 NC5
5 2 2.2U 1 C1P NC6 20

1
+3.3V_RUN 10U 1206 16 3 10
C1N SVDD +3.3V_RUN
C299 C300 C18 10 19
PVDD

2
220P 220P 1 2 *33P_NC Y5V 5 2

GND
GND
GND
GND
GND
2

2
R521 100K 50 805 PVSS PGND C329
7 SVSS SGND 17
50 50 1U

1
2
C338 MAX4411ETP+ 805

21
22
23
24
25
HP2_JD 39
2.2U 25
1206

1
16
CON3 90
2 JA6333L-B1Z4-7F
L26 1 2 BLM18BD601SN1D AUD_HP2_L2 4
Q2
39 AUD_HP2_L1
603 3
JACK 1
L27 1 2 BLM18BD601SN1D AUD_HP2_R2
39 AUD_HP2_R1
603
1
6
(HP2)
2

1
R272 R270 +5V_RUN +3.6V_CAMERA
*20K_NC *20K_NC C310 C311 U23
2 220P 220P 1 5

2
IN OUT
1

50 50 +3.3V_RUN 3 EN R342
1 2 C366 2 GND NC/FB 4 *100K/F_NC C369 C370
R303 100K *1U_NC *20P/50V_NC
*4.7U_NC
603 *TPS73601DBVR_NC 50 603
10 6.3
HP1_JD 39

CON5 90 R343
2 JA6333L-B1Z4-7F *49.9K/F_NC
AUD_HP1_L2 L29 1 2 BLM18BD601SN1D AUD_HP1_L3 4
603 3
B AUD_HP1_R2 L31 1 2 BLM18BD601SN1D AUD_HP1_R3 1
JACK 3 (HP1) B
603 6
5
2

R302 R294 C331 C336


*20K_NC *20K_NC 220P 220P
2

50 50
1

C C

Gur_0808: 0 ohm removal,


INTERNAL SUBWOOFER AMP L52 BLM18PG121SN1D
1U/10V
C541 CC0603 U37
delete R304, R309
CN1
AUD_MONO_OUT AUD_SUB_IN+ 1 2 SUB_IN+ 2 11 SUB_OUT+ 1
IN+ OUT+ 1
120ohm, 2A 1 2 SUB_IN- 3 MAX9759 10 SUB_OUT- 2
+5V_SWF IN- OUT- 2
SYNC Condition C540 C536 1U/10V
TQFN 16PIN
MLX_53261-0271
VDD Spread-spectrum mode with fS = 1200kHz ±70kHz. 100P CC0603 1
47
VDD 73
2

1
50 C359 C538 C537
R321 GND Fixed-frequency mode with fS = 1100kHz. NPO R317 100K 0.1U Q9 8200p 8200p
100K +5V_SWF 1 2 5 4

2
SHDN# GND +5V_SWF
FLOAT Fixed-frequency mode with fS = 1500kHz. SUB_MUTE#
+5V_SWF 1 2 8
1

SYNC R526 100K MUTE# +5V_SWF +5V_SPK_AMP


Clocked Fixed-frequency mode with fS = external clock frequency. PVDD
9
3

1
C535
2

2 0.1U
39 WOOFER_EN
R320 SYNC 7 6

2
SYNC PGND

1
*100K_NC Q56 13 C533 R126 *0_short
1

2N7002W-7-F SYNC_OUT 10U 603


AUD_SUB_GAIN1 16 12 CC0805
1

2
G1 PVDD

1
AUD_SUB_GAIN2 15 C539
G2 0.1U Q2
17 Exposed Paddle PGND 14 2

MAX9759ETE+
+5V_SWF
2

+5V_SWF
R308
100K
GAIN1 GAIN2 GAIN
+5V_SWF +5V_SWF
0 0 24dB
2

2
1

D BUFFER_VIAS R319 R330 0 1 18dB D


BUFFER_VIAS 39
BUFFER_VIAS 100K 100K
2

BUFFER_VIAS U20C U20D 1 0 12dB


2

R309 C346 C532 0.47U/6.3V R524 10K/F MAX4492AUD+ 12 MAX4492AUD+


1

VDD
100K 1 2 1 2 10 R323 C348 C347 14 AUD_MONO_OUT AUD_SUB_GAIN1 1 1 6dB
39 AUD_FRONT_L_1 R523 VDD
AUD_SUB_GAIN2
2.2U/10V 8 1 2 13
1

VSS
CC0805 1 2 1 2 1 2 9
1

39 AUD_FRONT_R_1 VSS
1

10K/F 0.068U/16V 0.068U/16V


11

C530 0.47U/6.3V R522 10K/F R318 R331


QUANTA
11

10K/F R322 *100K_NC *100K_NC


1

C531 20K/F
C534 0.015U R310 100K/F
COMPUTER
2

0.068U/16V 1 2
2

Title
R525 4.99K/F R311 14K/F AUDIO CONN
2 1 1 2
Size Document Number Rev
FM9B 3A

Date: Monday, October 12, 2009 Sheet 40 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

0-ohm resister Place Close to Pin10,13,30,36,39


+1.2V_LAN reserved for EMI +3.3V_LAN +3.3V_LAN +3.3V_SUS
Q2 +1.2V_LAN
R98 *0_short R379 *0_short
D D
R77 *0_short
603 603 C420 C435 C434 C433 C87 C105 C64 C419

2
C127 C128 C448 C449 C126 C89 C88 C436 10U 0.1U *0.1U_NC *0.1U_NC 0.1U 0.1U 0.1U 0.1U 603

1
1U 1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 603 10 10 10 10 16 10 10
10 10 10 10 10 10 10 10 6.3 X7R X7R X7R X7R Y5V X7R X7R
Q2

1
X5R X5R X7R X7R X7R X7R X7R X7R

2
Place Close 603 603
to Pin19
Place Close Place Close
Place Close to Pin44,45 <200mil to Pin1,29,37,40
to Pin4 Width >40mil

+1.2V_LAN
+3.3V_LAN +3.3V_LAN

Realtek feedback:
L118: R75 2.49K
4.7uH power choke, +1.2V_LAN
tolerance <20%, 耐耐耐 78

LAN_XTALO
>600mA, efficiency >75% L17

LAN_XTALI
4.7uH_680mA
C86
C61 0.1U
22U 10
Place Close 805 X7R +1.2V_LAN
6.3 +3.3V_LAN
U5

48
47
46
45
44
43
42
41
40
39
38
37
to Pin48 <200mil
Width >60mil

VCTRL12A/SROUT12

CKTAL2
CKTAL1
NC/AVDD33
NC/LV_PLL
LED0
VDD33
GND

VCTR12DVDDSR
NC/VDDSR
RSET

NC/ENSWREG
C
RJ-45 Connector C
+3.3V_LAN
1 36
TRD0+ AVDD33 DVDD12 R78 3.6K
2 35
TRD0- MDIP0 LED1/EESK EEDI CON1 2006123-4
3 34 1 2
MDIN0 LED2/EEDI
+1.2V_LAN 4 33
TRD1+ NC/FB12 LED3/EEDO
5 32
TRD1- MDIP1 EECS
6 31
MDIN1 GND
TRD2+
7
GND RTL8111DL DVDD12
30 +1.2V_LAN
RJ45-TX3-
8 29 8
TRD2- NC/MDIP2 VDD33 ISOLATE#
+3.3V_LAN Q2 RJ45-TX3+ 8
Q2 9
10
NC/MDIN2 ISOLATEB
28
27 R84 *0_short RJ45-TX1-
7
6
7
DVDD12/AVDD12 PERSTB PLTRST# 3,9,26,28,29,31,32 6
R76 *0_short TRD3+ 11 26 RJ45-TX2- 5
NC/MDIP3 LANWAKEB PCIE_WAKE# 7,28,32 5
LAN_XTALO TRD3- 12 25 RJ45-TX2+ 4
NC/MDIN3 CLKREQB LOM_CLK_REQ# 9 4
RJ45-TX1+ 3

REFCLK_N
3

REFCLK_P
Y1 RJ45-TX0- 2

NC/GPIO
2

DVDD12

EVDD12
LAN_XTALI 2 1 ISOLATEB RJ45-TX0+ 1
1

HSON
EGND
HSOP
Datasheet(V1.4)P5:

HSIN
HSIP
GND
Used to isolate the RTL8111DL

NC
25MHz
from the PCI-E bus.RTL8111DL will not drive
its PCI-E outputs(excluding LANWAKEB)
13
14
15
16
17
18
19
20
21
22
23
24
C63 C62 +3.3V_RUN and will not sample its PCI-E input O G
27P 27P as long as the isolate pin is asserted.
50 50 2 Realtek feed back:
進進S3,S4,S5要

CHSGND1
CHSGND2
NPO NPO +1.2V_LAN
R85 拉low 離離S3,S4,S5要拉high for WOL support
*1K/F_NC

9 PCIE_TX6+/GLAN_TX+
R101 100/F
9 PCIE_TX6-/GLAN_TX-

9
10
ISOLATE#
LAN_PCIE_PWR_CTRL 10,29
9 CLK_PCIE_LOM
9 CLK_PCIE_LOM#
81
2 1
102
C129 0.1U LAN_PCIETXDP R86 D7 *RB501V-40_NC
9 PCIE_RX6+/GLAN_RX+
C130 0.1U LAN_PCIETXDN 15K/F
9 PCIE_RX6-/GLAN_RX-
B B

47
L42
24 TXCT0 TRD3+ C461 6.8P 50
TDCT MCT0 TRD3- C467 6.8P 50
1
R83 75/F TXCT0 TCT0 RJ45-TX0+ TRD2+ C459 6.8P 50
23
R81 75/F TXCT1 TRD0+ TX0+ TRD2- C460 6.8P 50
2
R82 75/F TXCT2 TD0+ RJ45-TX0- TRD1+ C452 6.8P 50
22
R97 75/F TXCT3 TRD0- TX0- TRD1- C453 6.8P 50
3
TD0- TXCT1 TRD0+ C450 6.8P 50
21
TDCT MCT1 TRD0- C451 6.8P 50
4
C84 TCT1 RJ45-TX1+
20
1000P TRD1+ TX1+
5
3KV TD1+ RJ45-TX1-
19
1808 TRD1- TX1-
6
TD1- TXCT2
18
TDCT MCT2
7
TDCT TCT2 RJ45-TX2+
17
TDCT TRD2+ TX2+
8
TDCT TD2+ RJ45-TX2-
16
TDCT TRD2- TX2-
9
TD2- TXCT3
15
TDCT MCT3
10
C85 C104 C124 C125 TCT3 RJ45-TX3+
LAYOUT NOTE: TX3+
14
0.01U 0.01U 0.01U 0.01U TRD3+ 11
CAP CLOSE TO TRANSFORMER TD3+
13 RJ45-TX3-
25 25 25 25 one cap for each pin TRD3- TX3-
12
TD3-
Reserved for EMI. DTA_LFE9276C-R

A A

QUANTA
Title
COMPUTER
LAN

Size Document Number Rev


FM9B 3A

Date: Monday, October 05, 2009 Sheet 41 of 65


5 4 3 2 1
1 2 3 4 5 6 7 8

+3.3V_SUS
A A

C491
0.1U

5
51 VR_PWRGD_CLKEN# 2 4 R472 *0_short
CK_PWRGD_R 15
U30
TC7SZ04FU(T5L,F,T)
Q2

3
B B

+3.3V_SUS
Q2
R236 *0_short
49 1.1V_VTT_PWRGD
+3.3V_ALW
R213
100K
R212 *0_short
48 1.05V_PWRGD 64
U31
74AHC1G08GW

5
R211 *0_short HWPG
50 GFXVR_PWRGD HWPG 29
47 1.5V_DDR_PWRGD 2
4 RUN_ON 24,44,47,48,49,52
29 RUN_ON_1 1
R210 *0_short
44 1.8V_RUN_PWRGD
+3.3V_RUN

3
R246
55 11 2K/F R449 *0_NC
C C

1 2 H_VTTPWRGD
H_VTTPWRGD 3
D10 SDM10K45-7-F
R473 *10K_NC RUN_ON

VTTPWRGOOD
R247 SC(V1.0)P18: R448 *10K_NC RUN_ON_1
1K/F VTT_1.1 VR power good signal
to processor. Signal voltage level
is 1.1 V.

D D

QUANTA
Title
COMPUTER
System Reset Circuit

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 42 of 65


1 2 3 4 5 6 7 8
1 2 3 4 5

A A

B B

C C

D D

QUANTA
Title
COMPUTER
Battery Selector

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 43 of 65


1 2 3 4 5
5 4 3 2 1

PQ5
FDMS8692
9
8 3
+3.3V_ALW 7
6
2
1
+1.8V_RUN
5 TDC : 1.05A
D D
PC39 PC46

4
10U 0.1U

+1.8V_RUN
PR123
*100K/0402_NC
+3.3V_SUS 11
PU7RT9024PE PC150 PC45
55 4 100P PR128 22U PC44
42 1.8V_RUN_PWRGD PGD DRV 5 R1 49.9K/F 805 *22U/6.3V_NC
6.3
P4 1
24,42,47,48,49,52 RUN_ON EN
FB 3
PR121

GND
+5V_ALW *0_short 6 VCC

2
PC146 PC143 PR122
Vout =0.8(1+R1/R2)
0.1U 1U/10V/0603
R2 39K/F =1.8V

C C

B B

A A

Title
+1.8V_RUN(RT9024)

Size Document Number Rev


FM9B 2B

Date: Thursday, October 01, 2009 Sheet 44 of 65


5 4 3 2 1
A B C D E

Continuous current : 13A


Continuous current : 13A Rds(on) : 18mohm
Rds(on) : 18mohm
PQ20 PQ17
SI4835DDY-T1-E3 SI4835DDY-T1-E3
+PWR_SRC
8 1 PR103 0.01/F 1 8
+DC_IN_SS 7 2 2 1 2 7
+DC_IN_SS
6 3 3 6
5 2512 5

3
1 1

4
+DC_IN_SS

PR46 10K PR47 100K PR104

470K

3
2

PQ4

1
2N7002W-7-F

+DC_IN_SS

CSSN
CSSP
LDO

2
PD8 FL1 FL2
SDM10K45-7-F
PR53 PC37 PC138 PC137 PC34 HI1206T161R-10(160,6A) HI1206T161R-10(160,6A)
365K/F 1U 2200P 0.1U *10U_NC PC136

1
805 603 1206 10U

28

27

1
1
25 PR49 0 603 50 25 25 1206
PR54 25

CSSP
GND

CSSN
LDO 49.9K/F 22 PC38 1U
DCIN LDO
603 10
P4 8731_ACIN 2 25 BST PC40
ACIN BST

5
6
7
8
2 PR52 PC48 0.01U PR43 0.1U 2
10K/F 25 33/F 603 PQ26
PR51 603
21 25 4 SI4800BDY-T1-E3
LDO PC41 1U
29,37 ACAV_IN 13 ACOK
26 PC29 PL2 PR105
VCC FL3
*0_short +3.3V_ALW 11 603 10 3300P 5.8UH+-30%5.5A SIL104R-5R8B 0.01/F 2512

1
2
3
VDD DHI CHG_CS
DHI 24 1 2 2 1 1 2 +VCHGR 53
PR50 10*10.1

5
6
7
8
15.8K/F PC43 0.1U 23 LX PR48 1 HI1206T161R-10(160,6A)

3
603 25 LX 603 PR120 PC24 PC22
10 20 DLO 4 2.2 3300P 2200P
29,38,53 SMBCLK0 SCL DLO
9 805 PC23 PC21
29,38,53 SMBDAT0 SDA
P4 PR57 14 BATSEL PGND 19 50 1000P 50 0.1U PC20 PC124 PC123
SMBUS Address 12 603 10U 10U *10U_NC

1
2
3
8731_IINP 8 18 PC142 50 25 1206 1206 1206
29 IINP IINP CSIP

12H
Adress :
PQ28 1000P 25 25 25
17 SI4800BDY-T1-E3
*0_short CSIN 50
6
CCV
PR55 CSIP
PR45 +VCHGR
4.7K 5
CCI FBSA
15 Max Charging current
100 CSIN
setting 4.7A
4
CCS
GND
PC54 16 PC42
DAC

PC51 FBSB 220P


3 REF
0.1U

Charger circuit
0.01U

PR56 PC52 PC50 MAX8731A 50 Control IC: MAX8731AETI+


7

12

8.45K/F 0.01U 0.01U 8731REF PU3


16 25 25 H/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD:1.3W
25 PC49 PC53 L/S MOSFET: SI4800(Vishay), Qg=13nC, Rds(on)=30mohm, PD:1.3W
3 1U 0.1U Inductor: 5.8UH +-30% 5.5A SIL104R-5R8B(Delta), DCR=24mohm 3
603 PR44 Output Cap: 2*10U 25V(+-10%,X6S,1206)
10 16

Short Jump
GNDA_CHG

4 4

QUANTA
Title
COMPUTER
Charger (MAX8731)

Size Document Number Rev


FM9B 2B

Date: Thursday, October 01, 2009 Sheet 45 of 65


A B C D E
5 4 3 2 1

+3.3V_ALW
Control IC: TPS51427A
Q2 PR176 H/S MOSFET: FDS6298(Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W
ISL6237_ONLOD L/S MOSFET: FDS6676AS(Fairchild), Qg=35nC, Rds(on)=7.25mohm, PD:2.5W
PR175 *0_short Inductor: 1.5U20%17.1A(FDVE1040-H-1R5M=P3)(TOKO), DCR=4.6mohm
PD9 390K Output Cap: 1*150U 6.3V(20%,ESR15,7343,H=1.9),ripple current 2700mA
P4 PR177
1 2 150K/F
603
D *UDZSTE-175.6B_NC D

+PWR_SRC
+5V_ALW2 PR81 +5V_VCC1
*10/0603_NC
PC91 PC191 PC190 PC93
*10U_NC 10U PC192 PC92 PC189 PC94 10U *10U_NC
1206 1206 PC82 1206 1206
+5V_ALW 25 25
0.1U
25
2200P
50 4.7U
0.1U
25
2200P
50 25 25 +3.3V_ALW
Fs=400K 603 10 603 Fs=300K
1206
TDC : 5.83A PC86
TDC : 8.23A
Peak current : 8.33A PC84 0.1U Peak : 11.77A

ISL6237_ONLOD
PR79
OCP:10A PC83 *0_NC PC85 OCP:14A
0.1U 1U
25 603
1U/25V 10 +3.3V_ALW
603 PR80

5
6
7
8
+5V_ALW 50
603 PQ38
4 FDS6298 P4
*0_NC

42
8
7
6
5
4
3
2
1
P4 91

1
2
3
8
7
6
5
41 PL9

PAD
LDOREFIN
LDO
VIN
RTC
ONLDO
VCC
TON
REF
PAD FDVE1040-H-1R5M=P3
PQ39 40 PAD
SI4800BDY-T1-E3 4 +5V_DH 39 +3.3V_LX +3.3V_ALW
PAD
C +5V_ALW
38
9
PAD
32 PR86 200K/F 44 C
PL10 BYP REFIN2
3 10 31
2
1
FDVE1040-H-3R3M=P3 OUT1 ILIM2 PR183
11 FB1 OUT2 30
+5V_ALW +5V_LX PU5 PR87
12 ILIM1 SKIP# 29 Q2 *2.2/F_NC

5
6
7
8

1
PR83 324K/F POK1 13 TPS51427A 28 POK2 *0_short + PC187
PGOOD1 PGOOD2 0603
+5V_EN1 +3.3V_EN2 PC87 PC180
PR85 PR172 44 14
15
ON1 ON2 27
26 +3.3V_DH 4 100P 0.1U
150U
6.3

2
DH1 DH2 603
*0_NC *2.2/F_NC 16 LX1 LX2 25 50 7343
1

8
7
6
5

+ PC182 37 PC188 25
0603 PAD
150U PC184 PC183 36 PQ37 *2200P_NC

1
2
3
PAD

AGND
PGND
7343 0.1U +5V_DL PC88

BST1

BST2
100P 4 50

VDD
2

PAD
PAD
PAD

DL1

DL2
6.3 603 PC178 PC90 FDS6676AS

NC
50 0.1U
25 *2200P_NC 25 0.1U
PR82 25
3
2
1

35
34
33

17
18
19
20
21
22
23
24
*0_short 50 603
PQ40 603
FDS6690AS PR91 603 1
PR89 +3.3V_DL
1 603

SECFB
P4
+5V_ALW2 PR90

+3.3V_ALW +3.3V_ALW
Short Jump +5V_ALW2
48
+5V_ALW
Control IC: TPS51427A PC89 PR184
1U *0_short
H/S MOSFET: FDS8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W 603 SECFB PR84 PR88
L/S MOSFET: FDS6690AS(Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W 10 100K 100K
Inductor: 3.3UH +-20% 12.3A FDVE1040-H-3R3M=P3(TOKO), DCR=10.1mohm Q2
Output Cap: 1*150U 6.3V(20%,ESR15,7343,H=1.9),ripple current 2700mA BAT54S-7-F
B B
+5V_ALW 1 POK2
PC181 3V_ALW_PWRGD
PD11 3 POK1
PC179 5V_ALW_PWRGD
2 0.1U
+15V_ALW 25 PC186
PQ35 0.1U 603 0.1U
50 1
DDTA114YUA-7-F 25
603
PD12 603
3
Ton GND VREF2 or Float 5V
3 1 +15V_ALWP 2
47K
10K

BAT54S-7-F
+5V_ALW2 Channel1 Fs 400 kHz 400 kHz 200 kHz
PC185
12
2

0.1U
17 PR180 25
3

*39K/F_NC 603
Channel2 Fs
2 PQ36 500 kHz 300 kHz 300 kHz
2N7002W-7-F
1

P4

A +3.3V_EN2 PR178 *0_short A


PR182 *0_short PM_THRMTRIP# 3

PR174 200K PD10 BAS316


PR181 *0_short THERM_STP# 29,38
QUANTA
29,37 ALW_ON
+5V_EN1
PR179 *0_short 3.3V_ALW_ON 37
Title
COMPUTER
P4 3.3V_ALW / 5V_ALW(TPS51427A)

PR173 *0_NC Size Document Number Rev


FM9B 2B

Date: Monday, October 05, 2009 Sheet 46 of 65


5 4 3 2 1
5 4 3 2 1

D D

+1.5V_SUS
P2 Fs=400K
P3
TDC : 7.8A
+1.5V_SUS
FL6 Peak current : 11.15A
+0.75V_DDR_VTT +DC2_PWR_SRC 1 2 +PWR_SRC OCP:13.38A

25
P4 PC60 PC61 HI1206T161R-10(160,6A)
TDC : 0.7A 10U 10U 1 24 PC56

GND
VTTGND VTT

1
805 805 10U
10 10 805 PC159 PC160 PC161 PC58 PC195 PC196 PC197

5
6
7
8
9
2 23 10 2200P 0.1U 10U *10U_NC 2200P 0.1U 4700P
+0.75V_DDR_VTT

2
VTTSNS VLDOIN
50 25 1206 1206 25
PR58 PC57 4
DDR_VBST 0 603 25 25
3 22 2 1 0.1U
GND VBST 603 25 603 PQ31 P4
FDMS8692

1
2
3
+1.5V_DH
21 4
MODE DRVH
21
PL6

+DDR_VTTREF 5 20 +1.5V_LX +1.5V_SUS


VTTREF LL +1.5V_SUS
0.88U +-20%,17A
1

DDR_V5IN 6 19 +1.5V_DL PR134


PC64 COMP DRVL
*2.2/F_NC

5
6
7
8
9

1
0.033U PC71 0603
2

603 7 18 PC144 PC155 + PC151 + PC147


NC PGND 330U/2V/E9/7343
1 2 4 0.1U 100P

2
25

*330U/2V/E9/7343_NC
C
*0.1U_NC 8 17
44 PQ32 PC157
25 50 C
50 603 VDDQSNS CS_GND FDMS7670 603
*2200P_NC

1
2
3
PR59 5.9K/F 50
DDR_V5IN PR68 *0_NC 9 16 DDR_CS 1 2
VDDQSET CS

24,42,44,48,49,52 RUN_ON *0_short PR70 S3_1.5V 10 15 DDR_V5IN P4


S3 V5IN
PR61
PR60
29,52 SUS_ON *0_short PR72 S5_1.5V 11 14 DDR_V5FILT
S5 V5FILT +5V_ALW
PR62 5.1 603 *0_short
12
NC PU4 PGOOD
13 2 1 +3.3V_ALW
P4 PC73 100K PC66 PC65
*0.1U_NC TPS51116REGR 1.5V_DDR_PWRGD 42 1U/10V/0603 1U/10V/0603
25
603

50
+1.5V_SUS
PC72 PR69 Control IC: TPS51116REGR
75K/F
*18P/50V_NC H/S MOSFET: FDMS8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDMS7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 0.88U +-20%,17A(MPC1040LR88C)(NEC-TOKIN), DCR=2.3mohm
PR71
Output Cap: 1*2*330U 2V(+10/-35%,7343,ESR=9),ripple current 3000mA
75K/F
B B

VDDQ and VTT discharge control VDDQ output voltage selection Outputs Management by S3, S5 control

MODE pin Discharge mode VDDQSET VDDQ(V) VTTREF and VTT NOTE State S3 S5 VDDQ VTTREF VTT

V5IN No discharge GND 2.5V VDDQSNS/2 DDR S0 HI HI On On On

VDDQ Tracking discharge V5IN 1.8V VDDQSNS/2 DDR2 S3 LO HI On On Off (Hi-Z)


A A
S4/GND Non-tracking discharge FB Resistors Adjusting VDDQSNS/2 1.5V < VVDDQ < 3V S4/S5 LO LO On (discharge) Off (discharge) Off (discharge)

Title
DDR3 +1.5V_SUS(TPS51116)

Size Document Number Rev


FM9B 2B

Date: Thursday, October 01, 2009 Sheet 47 of 65


5 4 3 2 1
5 4 3 2 1

D D

P4
+PWR_SRC

PC47 PC145 PC148 PC55


*10U_NC 10U
1206 1206
0.1U
25
2200P
50
+1.05V_PCH
25 25
603 Fs=300K
+5V_ALW
TDC : 4.91A
Peak current : 7.02A +1.05V_PCH

91 OCP:8.5A

5
6
7
8
C PQ30 106 C
PC149 4 SI4800BDY-T1-E3
1U/10V/0603

PU8 PR130 0 0.1U/50V/0603 PC156 P4

1
2
3
PR133 7 10
110K/F V5IN VBST
44 2 9
603
+1.05V_DH PL7
TRIP DRVH 1.5UH30%10A(SIL104R-1R5B)
3 8 +1.05V_LX 1 2
42,44,47,49,52 RUN_ON EN SW
*0_short +1.05V_VFB 4 1
PR132 VFB PGOOD 1.05V_PWRGD 42
P4 5 RF DRVL 6

5
6
7
8
PC154 11 PR129
GND +1.05V_DL *2.2/F/0603_NC PR127 PC158
4

1
*0.1U_NC TPS51218DSCR 11K/F + PC162

330U/2.5V/ESR15
PC153 PC163 0.1U
PR125 *1500P_NC 100P 25

1
2
3

2
470K/F PQ29 50 50 603
PR131 PR124 FDS6690AS PC152 +1.05V_VFB
*100K_NC *422K/F_NC *2200p/50V_NC

PR126
22.1K/F

+3.3V_SUS

B B

Frequency setting

pin5 resister 470kΩ 200kΩ 100kΩ 47kΩ


+1.05V_PCH
Control IC: TPS51218DSCR
Frequency 300kHz 350kHz 390kHz 450kHz H/S MOSFET: FDS8884(Fairchild), Qg=7nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS6690AS(Fairchild), Qg=13nC, Rds(on)=15mohm, PD:2.5W
Inductor: 1.5UH +-30% 10A SIL104R-1R5B(Delta), DCR=8.1mohm
Output Cap: 1*330U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA

A A

Title
+1.05V_PCH(TPS51218)

Size Document Number Rev


FM9B 2B

Date: Thursday, October 01, 2009 Sheet 48 of 65


5 4 3 2 1
5 4 3 2 1

D D

P2

+PWR_SRC
FL7
+1.05V_VTT_PWR_SRC 1 2

HI1206T161R-10(160,6A)
111
PC129 PC19 PC18 PC130
10U 10U 0.1U 2200P
1206 1206
25 25
25 50 +1.1V_VTT
603
Fs=300K
+5V_ALW
TDC : 12.64A +1.05V_VTT
Peak current: 18.06A
OCP:21.67A

5
6
7
8
9
PC128 4
1U/10V/0603
PQ21 P4
PU6 PR110 0 0.1U/50V/0603 PC127 FDMS8692

1
2
3
C PR108 7 10 C
84.5K/F V5IN VBST
44 2 9
603
+1.05V_VTT_DH
TRIP DRVH PL1
3 8 +1.05V_VTT_LX
44,47,48,52 RUN_ON EN SW 0.56U +-20% 21A
*0_short +1.05V_VTT_VFB 4 1 1.1V_VTT_PWRGD 42
PR109 VFB PGOOD
5 6 PR116
CCM DRVL

5
6
7
8
9
P4 *0_short
PC126 11 PR119
GND

1
+1.05V_VTT_DL 4 *2.2/F/0603_NC + PC28 + PC135
*0.1U_NC TPS51218DSCR PC141 PC140
PQ27

330U/2V/E9/7343

330U/2V/E9/7343
100P 0.1U

2
PR117 FDMS7670 50 50

1
2
3
470K/F PR115
PR107 PR118 PC139 11K/F 603
*100K_NC *422K/F_NC *2200p/50V_NC PC134
*1500P_NC
50
VFB=0.7V +1.05V_VTT_VFB

PR113
+3.3V_SUS 22.1K/F

110
B B

PR114
*0_NC

Frequency setting

pin5 resister 470kΩ 200kΩ 100kΩ 47kΩ


VTT_SENSE 5

Frequency 300kHz 350kHz 390kHz 450kHz

+1.1V_VTT
Control IC: TPS51218DSCR
H/S MOSFET: FDMS8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDMS7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 0.56U +-20% 21A(ETQP4LR56WFC)(Panasonic), DCR=1.6mohm
Output Cap: 2*330U 2V(+10/-35%,7343,ESR=9),ripple current 3000mA

A A

Title
+1.05V_VTT(TPS51218)

Size Document Number Rev


FM9B 2B

Date: Thursday, October 01, 2009 Sheet 49 of 65


5 4 3 2 1
1 2 3 4 5

+5V_ALW +5V_VCC_MAX17028
PR149
P4 +PWR_SRC

PC175 10
A A
1U 0603
10
0603
+VCC_GFX_CORE

23
Fs=400K
PC172 PC67 TDC : 12A

VDD
14 D0 PR140 10U 10U PC165 PC171
5 GFXVR_VID_0
5 GFXVR_VID_1 15 D1 150K/F 1206
25
1206
25
2200P 0.1U
0603
Peak Current : 22A
5 GFXVR_VID_2 16 D2 Vcc 31
5 GFXVR_VID_3 17 D3 50 50 OCP:26.4A
5 GFXVR_VID_4 18 D4
19 D5 PC174 +VCC_GFX_CORE
5 GFXVR_VID_5
5 GFXVR_VID_6 20 D6 1U
10
0603
MAX17028
P4

5
6
7
8
9
TON 9
P4 PQ33
____ PR170 0 PC176 0.22U GFXVR_DH4
PR152 *0_short GFXVR_EN_R 11 SHDN BST 24 NTMFS4921NT1G
5 GFXVR_EN
0603 0805 50
____

1
2
3
PR144 *0_short GFXVR_DPRSLPVR_R 6 SLOW DH 26
5 GFXVR_DPRSLPVR
+5V_SUS 27 PGDIN PL8 0.36uH_30A_ETQP4LR36WFC
GFXVR_LX
B 114 LX 25 2 1 B
PR158

5
6
7
8
9
PR171

3
PR157 9.53K/F 29 TIME *2.2_NC
30 ILIM DL 22 GFXVR_DL 4 0805
62K/F 13 V3P3
_____ PC68 + PC62 + PC59
12 CLKEN PQ34 PR64 0.1U 330U/ESR9 330U/ESR9
33 EP PGND 21 NTMFS4833NT1G 1.8K/F 2 2
+3.3V_SUS 42 GFXVR_PWRGD

1
2
3
PC166 *1000P_NC 50 PC177 10
PR65 7343 7343
*1500P_NC PR63
PR141 *10K_NC 10 PWRGD CSP 5 50
_____ 3.4K/F
PR156 10K 28 VRHOT CSN 4 10K/F_NTC_0603
PC167 *1000P_NC 50
PR142 *10K_NC 7 SKIP
25 0603
CCV 32 PC169 100P PC69 0.22U
5 GFXVR_DPRSLPVR
50
1 IMON FB 3
5 GFXVR_IMON VCC_AXG_SENSE 5
PR148 100 PR135 11.5K/F PR137 10
+5V_VCC_MAX17028 PR136 10
PR139
113
8 THRM GNDS 2 VSS_AXG_SENSE 5
PC170 7.87K/F
0.068U PR147 PR146 10
16 9.1K/F PR138 PU9
PC168 PC164 PR145
C
112 *100K_NTC_0603_NC
1000P 1000P 10 C

50 50

+1.05V_VTT
PR66
GFXVR_DPRSLPVR_R

Short Jump

PR143 PR153 PR155 PR161 PR163 PR164 PR166 PR168 PR151


*10K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC

GFXVR_VID_0
GFXVR_VID_1
GFXVR_VID_2
GFXVR_VID_3
GFXVR_VID_4
GFXVR_VID_5
GFXVR_VID_6
GFXVR_EN_R

D D

PR154 PR160 PR159 PR162 PR165 PR167 PR169 PR150


*1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC *1K_NC
PC173
*1000P_NC
QUANTA
50
Title
COMPUTER
VGA DC/DC

Default Vcc_Core voltage is 1.0500V Size Document Number Rev


FM9B 2B

Date: Monday, October 05, 2009 Sheet 50 of 65


1 2 3 4 5
5 4 3 2 1

+PWR_SRC +PWR_SRC

PC125 PC95 PC104


93 + + +

100U/25V

100U/25V

*100U/25V_NC
+5V_SUS

PR92
10/0603
PQ23
PC117 PC14 PC8 PC110

5
6
7
8
9
NTMFS4943N 2200P/50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
PC105 PC109
D
2.2U/6.3V/0603 2.2U/6.3V/0603 4
+VCC_CORE D

TDC:32A

26
7
PR11 PR8
42 130K/F 12K/F Max current: 48A

VCC

VDD

1
2
3
6 28 UG1
TIME DH1
PR18 PL4 0.36uH_30A_ETQP4LR36WFC
1/0603 PH1 2 1 +VCC_CORE
5 30
ILIM BST1

3
PQ22 PC27
PC9 1500P/50V
PR97 0.22U/25V/0603 NTMFS4935N

5
6
7
8
9
200K/F 29
LX1 PR40
+PWR_SRC 16
TON PC36 + PC33 + PC32
4 1.8K/F
PR32 0.1U/50V/0603 330U *330U_NC
27 LG1 2.2 PR41 PR42 2 2
DL1 3.4K/F 10K/NTC/0603
805

1
2
3
7343 7343
32 PC15
5 VID0 D0
33 *1000P_NC
5 VID1 D1
5 VID2 34
D2
5 VID3 35
D3 CSP1
5 VID4 36 39
D4 CSP1
5 VID5 37
D5 PR106
5 VID6 38
PR93 D6
2.2/0603
*0_short PC116
29 IMVP_VR_ON 13 0.22U/25V/0603
SHDN CSN1
40
CSN1
P4 +PWR_SRC
PR95
499/F *1000P_NC
14 PC16
5 DPRSLPVR DPRSLPVR
C PQ24 C
23
DH2

5
6
7
8
9
P4 NTMFS4943N PC119 PC12 PC13 PC118
PR1 2200P/50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
PR96 1/0603 UG2 4
*0_short 21
BST2
5 H_PSI# 15
+3.3V_RUN PSI

1
2
3
10K PC2
PR99 18 22 0.22U/25V/0603
29 IMVP_PWRGD PWRGD LX2 PL5 0.36uH_30A_ETQP4LR36WFC
PH2 2 1 +VCC_CORE
PR24 24 PQ25

3
13K/F DL2
3 NTMFS4935N PC26
+5V_RUN THRM

5
6
7
8
9
PC96 1500P/50V
+3.3V_RUN *1000P_NC
LG2 4 PR37
PR23 PR31 1.8K/F PC35 + PC31
PR6 *NTC_100K_NC 12 CSP2 2.2 0.1U/50V/0603 330U
499/F CSP2 PR38 PR39
P4 805 2

1
2
3
PR94 3.4K/F 10K/NTC/0603
PR7 7343
2.2/0603
*0_short
29 IMVP6_PROCHOT# 25 PC99
VRHOT 0.22U/25V/0603 CSN2
11
PR10 CSN2
1K/F PC98
5 I_MON 4 1000P
IMON *1000P_NC
PC97
109 PC10 10
GNDS VSSSENSE 5
0.033U PR9
12K/F 10
VSSSENSE PC3 PR3
PR2 *1000P_NC PR4
B 10 B
4.7K/F
PR98
100 9
FBAC VCCSENSE 5
1.91K/F
+3.3V_ALW
+PWR_SRC
17 1000P
CLKEN PC4
42 VR_PWRGD_CLKEN# 8
FB
18 P1
PR19
1K +5V_SUS PQ16
+3.3V_RUN 20
PWM3

5
6
7
8
9
PR5 NTMFS4943N PC112 PC5 PC111 PC6
2/0603 2200P/50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
4
31 PC1
PGD_IN
19 1U/10V/0603
DRVSKP PU1 PC7
1
2
3
5 1 0.22U/25V/0603
VDD BST
17030_PWM3 2 8 UG3
PR20 17030_SKIP# PWM DH PL3 0.36uH_30A_ETQP4LR36WFC
6
SKIP PH3
100K 7 2 1 +VCC_CORE
PC107 LX
3
*1000P_NC GND LG3
9 4 PQ19

3
PAD DL
MAX8791GTA+ NTMFS4935N PC11
5
6
7
8
9

2 1500P/50V
CSP3
+5V_SUS 4 PR28
PR100 PR17 1.8K/F PC25 + PC30
PU2 MAX17036GTL+ 2.2/0603 2.2 0.1U/50V/0603 *330U_NC
805 PR29 PR30 2
1
2
3

PC106 3.4K/F 10K/NTC/0603


PR22 7343
0.22U/25V/0603
*0_NC

A 1 A
CSN3
EP

CSP3
41

*1000P_NC CSN3
PR101 PC108

Short Jump PR21


*0_NC

AGND_VCORE
Title
CPU core (MAX17036)

Size Document Number Rev


FM9B 2B

Date: Friday, October 02, 2009 Sheet 51 of 65


5 4 3 2 1
1 2 3 4 5

7
7 +5V_RUN +3.3V_SUS
+5V_ALW2 12 +15V_ALW +3.3V_ALW PQ10 +3.3V_SUS
+5V_ALW2 12 +15V_ALW +5V_ALW PQ9 +5V_RUN TDC : 2.67A SI4800BDY-T1-E3 TDC : 0.46A
SI4800BDY-T1-E3 17
17 8 3
8 3 7 2
7 2 PR77 PR76 6 1
PR74 6 1 100K 100K 5
PR75 100K 5
100K PC76

4
PC78 SUS_3.3V_ENABLE 0.1U

4
RUN_ENABLE_5V 0.1U 603

3
A A
603 25

3
25 SUS_ON_3.3V# 5
RUN_ON# 5 PQ14A

6
2N7002DW-7-F

4
6
29,47 SUS_ON 2

4
2 PQ13A PC79 PQ14B PC75
24,42,44,47,48,49 RUN_ON
2N7002DW-7-F 4700P 2N7002DW-7-F 4700P

1
1 25 25
PQ13B
2N7002DW-7-F

+5V_SUS
+15V_ALW +5V_ALW PQ8 +5V_SUS
SI4800BDY-T1-E3 TDC : 2.1A
8 3
7 2
6 1
+15V_ALW +1.5V_SUS +1.5V_RUN +1.5V_RUN PR73 5
PQ6
SI4800BDY-T1-E3 TDC : 0.8A 100K
PC74

4
8 3 0.1U
7 2 SUS_ENABLE_5V 603
PR67 6 1 25

3
100K 5
SUS_ON_3.3V# 2
PC63 PC77

4
RUN_ENABLE_1.5V 0.1U PQ12 4700P

1
B 603 2N7002W-7-F 25 B
3

25
RUN_ON# 2

PQ7
1

2N7002W-7-F PC70
0.047U
25

+3.3V_RUN
+15V_ALW +3.3V_ALW PQ11 +3.3V_RUN
FDS8880_NL TDC : 5.93A
8 3
7 2
6 1
PR78 5
100K
PC80
4

0.1U
C C
RUN_ENABLE_3.3V 603
25
3

RUN_ON# 2
PC81
PQ15 4700P
1

2N7002W-7-F 25

Reserve discharge path


+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +1.5V_SUS +5V_SUS +3.3V_SUS

R274 R275 R295 R269 R283 R273 R289


R284 *10_NC *1K_NC *1K_NC *1K_NC *30/F_NC *1K_NC *1K_NC
47
3

3
D D
RUN_ON# 2 2 2 2 2 SUS_ON_3.3V# 2 2 2
Q26
Q19 Q20 Q28 Q21 Q25 Q18 Q27
QUANTA
1

1
2N7002W-7-F *2N7002W-7-F_NC *2N7002W-7-F_NC *2N7002W-7-F_NC *2N7002W-7-F_NC *2N7002W-7-F_NC *2N7002W-7-F_NC *2N7002W-7-F_NC

Title
COMPUTER
RUN / SUS POWER SW

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 52 of 65


1 2 3 4 5
A B C D E

+3.3V_ALW

2
PC113 1 2 2200P 50

PC114 1 2 1000P 50 +3.3V_ALW

PD4 PD3 PD2 PD1

3
1 1
PC115 *DA204U_NC *DA204U_NC *DA204U_NC *DA204U_NC
1 2 0.1U 25
+VCHGR 45

2
603
PR13
JBAT1 10K
BATT1+ 1 SMBUS Address 16
2 PR16 100
Adress : 16H

1
BATT2+
SMB_CLK 3 1 2 SMBCLK0 29,38,45
SMB_DAT 4 1 2 SMBDAT0 29,38,45
5 PR15 100 PR14 100
BATT_PRES#
SYSPRES# 6 1 2 PBAT_PRES# 29
BATT_VOLT 7 1 2 PBAT_ALARM#
8 PR12 *100_NC
BATT1-
BATT2- 9

200045MR009H579ZL

+5V_ALW2

+3.3V_ALW

1
PD7
43 DA204U PR36
2.2K

3
2
PQ2
65 2

2
FL5 FDV301N
BLM11B102SPT PR35 33
DB_PSID DOCK_PSID 3 1 1 2 PS_ID 29

2
J11 PR26 +5V_ALW2 +5V_ALW2

1
100K/F
8 PC17
BAT2_LED RBAT2_LED 37

2
7 RBAT1_LED 37 100P

2
BAT1_LED

2
LED_DET 6 50
5 DB_PSID PD5 PR34
PSID

3
4 GND *BAS316_NC 10K PD6
GND *DA204U_NC
GND 3 2
2

3
DC +DCIN_JACK
1
95 1 2 PS_ID_DISABLE#

1
DC

1
PQ1
+DCIN_JACK PR27 MMST3904-7-F PR33 *100_NC
87438-0843 15K/F
2

2
PC132 PC120 PC131 PC133 PC193 PC194
1

2200P 1000P 0.1U 100P 4700P 0.01U


50 50 25 50 25 25
603
Change Value per GG updated

3 3

EMI requirement on 0812


PQ18
+DC_IN SI4835DDY-T1-E3 +DC_IN_SS
+DCIN_JACK FL4
BLM41PG600SN1L 1 8
+DCIN_JACK 2 7
3 6

1
5
1

1
PC121 PC122 PR111
0.1U 0.47U 240K PC100 PR102 PC102 PC101 PC103

4
603 805 0.01U 10K/F 0.1U 0.1U 10U
2

2
25 25 603 603 603 1206

2
25 25 25 25

2
PRV1
2

*VZ0603M260APT_NC PR112
47K
1

4 4

QUANTA
Title
COMPUTER
DCIN,BATT CONNECTOR

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 53 of 65


A B C D E
1 2 3 4 5 6 7 8

FOR CPU use


TH1 TH2
H12 H5 H13 H6 *H-TC118BC197D63P2_NC H-TC118BC197D63P2
*H-C276D177P2_NC *H-C276D177P2_NC *H-C276D177P2_NC *H-C276D177P2_NC
H-C276D157P2 H-C276D157P2 TBC276IN197D157P2 TBC276IN197D157P2

87

1
A A
1

1
For MiniCard nut use.
on 31' header

H3 H1 H21 H14
*H-TC315BC394D79P2_NC *H-TC315BC394D126P2_NC *H-TC315BC394D126P2_NC *H-TC315BC335D126P2_NC
H-TC315BC394D79P2 H-TC315BC394D126P2 H-TC315BC394D126P2 h-tc315bc295d126p2
1

1
B B

H7 H24 H23 H18


*o-o177x472d177x472n_NC *H-TC315BC394D126P2_NC *H-TC315BC394D126P2_NC *h-fm8b-1_NC
o-o177x472d177x472n H-TC315BC394D126P2 H-TC315BC394D126P2 h-fm8b-1

H15 H11
*H-C256D154P2_NC *H-C256D154P2_NC
H-C256D154P2 H-C256D154P2
1

1
For PCH nut use.

47
H19 H16 H9 H2 PV1 PV2 PV3 PV4
71
*H-TC315BC394D126P2_NC *H-TC315BC394D126P2_NC *H-TC315BC394D126P2_NC *h-TC256BC315D110P2_NC
H-TC315BC394D126P2 H-TC315BC394D126P2 H-TC315BC394D126P2 h-TC256BC315D110P2 *PAD138X98XH_NC *PAD138X98XH_NC *PAD138X98XH_NC PAD138X98XH 97

GND

GND

GND

GND
1

C C

1
H4
*h-tc256bc315d126p2_NC
h-tc315bc394d126p2
1

H8 H10 H22 H17


D *H-C228D228N_NC *H-C197D197N_NC *H-C394D394N_NC *H-TC256BC315D126P2_NC D
H-C228D228N H-C197D197N H-C394D394N H-TC256BC315D126P2

QUANTA
1

Title
COMPUTER
SCREW PAD

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 54 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

Reserved for EMI.

D D

C C

B B

A A

QUANTA
Title
COMPUTER
EMI CAP

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 55 of 65


5 4 3 2 1
1 2 3 4 5 6 7 8

+3.3V_SUS

A +3.3V_RUN A

202
2.2K 2.2K 200 SO-DIMM
2.2K 2.2K
+3.3V_RUN
H14 ICH_SMBCLK WLAN_SMBCLK 30
7002 MINICARD-WLAN
C8 ICH_SMBDATA WLAN_SMBDATA 32 /WWAN
7002
+3.3V_RUN 7
8 EXPRESS CARD

13
14 Fall Sensor

51
53 XDP

24
+3.3V_SUS
23 LAN
PCH
4
2.2K 2.2K 3 M2
B B

G6 SMB_CLK_ME0
G8 SMB_DATA_ME0

+3.3V_SUS
+3.3V_ALW

10K 10K
2.2K 2.2K
+3.3V_SUS
E10 SMB_CLK_ME1 SMBCLK1 115
7002
G12 SMB_DATA_ME1 SMBDAT1 116 EC
7002
+3.3V_SUS

+3.3V_ALW
+3.3V_RUN
32
10K 10K 31 CLOCK
2.2K 2.2K
+3.3V_RUN
C 110 SMBCLK0 8 C
7002
111 7
THERMAL(EMC1422)
SMBDAT0
7002
+3.3V_RUN
9
10 CHARGER

100
4
3 BATTERY
+3.3V_ALW
SIO 100
+3.3V_SUS
ITE8502
10K 10K 2.2K 2.2K

+3.3V_SUS
115 SMBCLK1 SMB_CLK_ME1 115
7002
116 SMBDAT1 SMB_DATA_ME1 116 PCH
7002
+3.3V_ALW +3.3V_SUS

+3.3V_ALW

D D

2.2K 2.2K

117 SMBCLK2
118 SMBDAT2

QUANTA
Title
COMPUTER
SMBUS BLOCK

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 56 of 65


1 2 3 4 5 6 7 8
5 4 3 2 1

VCC
REM_DIODE1_P
(OPT) (REMOTE - 1)
REM_DIODE1_N
SMBus EC Fan PWM FAN
D
CPU Fan SIG. connector D

H_THERMTRIP#
EMC1422-1-ACZL-TR
THERM_STP# THERM_ALERT#

3/5V DC/DC
3/5V EN

C
VGA_THERMDP C
D+
D- VGA_THERMDN SMBus
GPU
ADM1032ARMZ-1
ALERT#
For Discrete Only
MB_THERM#

B B

A A

QUANTA
Title
COMPUTER
Thermal Map

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 57 of 65


5 4 3 2 1
5 4 3 2 1

VER : 1A

Adapter
D D

PWR_SRC
Charger
MAX8731AETI+

Battery
TI TI TI TI MAXIM MAXIM
TPS51427A TPS51116REGR LDO TPS51218DSCR TPS51218DSCR MAX8792ETD+T MAX17036GTL+

IMVP_VR_ON
+5V_ALW2 ALW_ON SUS_ON RUN_ON
+1.5V_SUS
+15V_ALW +3.3V_ALW +5V_ALW +1.5V_SUS +VCC_CORE
+0.75V_DDR_VTT

C C

RUN_ON RUN_ON
GFX_ON

+1.05V_PCH +1.1V_VTT
+VCC_GFX_CORE

Fairchild Fairchild Fairchild Fairchild Fairchild Richtek


FDS8880 SI4800BDY SI4800BDY SI4800BDY FDS6298 RT9018B
RUN_ON SUS_ON RUN_ON SUS_ON RUN_ON GFX_ON

+3.3V_RUN +3.3V_SUS +5V_RUN +5V_SUS +1.5V_RUN +1.1V_GFX_PCIE

B B

Richtek Richtek
RT9024PE RT9018B
RUN_ON RUN_ON

+1.8V_RUN_GFX +1.8V_RUN

A A

QUANTA
Title
COMPUTER
Schematic Block Diagram1

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 58 of 65


5 4 3 2 1
5 4 3 2 1

(1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC


FM9 Power Design Block Diagram 2009/02/25 (2)
Bat : +VCHGR -> +PWR_SRC,+5V_ALW2,
SYS_PWR_SW#
+5V_VCC1 (from +5V_ALW2) (3) 3.3V_ALW_ON, ALW_ON
(1) (1) (1) (4) +3.3V_ALW, +5V_ALW, +15V_ALW
+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW2 (5) SUS_ON
Power Jack LDO (1)
SYSTEM POWER (6) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
+3.3V_ALW
Adapter input +3.3V_ALW_ON(From (4) (7) ICH_RSMRST#
SI4835 SI4835 3VALW ON POWER LOGIC) +5V_ALW +5V_ALW +15V_ALW (8) SIO_PWRBTN#
(3) (4) (4)
Diode & Cap (4)
ALW_ON(For +5V_ALW and
TPS51427A VR (9) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
D D
Page 46
Charger (3) +15V_ALW turn on) (10) GFX_ON
Page 46 (11) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
ISL88731 (12) RUN_ON_1(RUN_ON)
Page 45 3V_ALW_PWRGD (13) +0.75V_DDR_VTT
+5V_ALW 5V_ALW_PWRGD (14) +5V_RUN, +3.3V_RUN, +3.3V_DELAY,
+1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT,
+VCHGR (1) +1.5V_SUS +1.05V_PCH ad PWRGD
(1) VRAM DDR3 POWER (6)
+PWR_SRC (5) SUS_ON VR 1.5V_DDR_PWRGD (16) IMVP_VR_ON
Battery (6)
TPS51116 (17) +VCC_CORE, IMVP_PWRGD
(12) RUN_ON (18) RESET_OUT#
SI4835 +0.75V_DDR_VTT
Page 47 LDO (13) (19) ICH_PWRGD
(20) PM_DRAM_PWRGD
(21) CLK_CPU_BCLK(PCH to CPU)
+5V_ALW (22) H_PWRGOOD
(4) +5V_ALW SI4800 +5V_SUS (23) PLTRST#(PCI_PLTRST#)
(6)
PCH CORE POWER +1.05V_PCH
Page 52
(12) RUN_ON TPS51218 VR 1.05V_PWRGD (14)
(5) SUS_ON
Page 48
C C

(4) +3.3V_ALW SI4800 +3.3V_SUS


(6)
+5V_SUS +5V_ALW (4)
Page 52
+VCC_GFX_CORE
(5) SUS_ON GFX CORE POWER GFX PCIE POWER +1.1V_GFX_PCIE
VR (11)
GFX_CORE_PWRGD (11)
(10) GFX_ON (10) GFX_ON RT9018B VR GFX_PCIE_PWRGD

(4) +5V_ALW +5V_RUN


MAX8792ETD Page 50
SI4800 (14)
Page 52 (4) +5V_ALW
Page 50
+5V_ALW (4)
(12) RUN_ON

GFX POWER +1.8V_RUN_GFX

(4) +3.3V_ALW FDS8880 +3.3V_RUN (12) RUN_ON RT9024PE VR 1.8V_RUN_GFX_PWRGD (14)


(14)
Page 52 Page 44

(12) RUN_ON
+5V_SUS +3.3V_SUS +5V_ALW (4)

+3.3V_DELAY
(14) +3.3V_RUN SI2303 (14) CPU CORE POWER CPU Memory Control +1.1V_VTT
B
+VCC_CORE & I/O Power B

Page 17 (16) IMVP_VR_ON (12) RUN_ON VR 1.1V_VTT_PWRGD (14)


ISL6262A VR
TPS51218
IMVP_PWRGD
(10) GFX_ON TWO PHASE (17) Page 49
SOLUTION VR_PWRGD_CLKEN#
Reset Circuit
Page 42 (17)
Page 51 +5V_ALW (4)
+1.5V_RUN (17) VR_PWRGD_CLKEN# CK_PWRGD_R
(6) +1.5V_SUS FDS6298 (14) Inverter
CPU VCCPLL
Page 52
(17) (6) 1.5V_DDR_PWRGD
CLK GEN (12) RUN_ON RT9018B VR RUN_ON (12)
(12) RUN_ON CK_PWRGD_R AND Gate
(12) RUN_ON_1
Page 44
Page 15
1.1V_VTT_PWRGD
+1.8V_RUN (14)
(2) 1.05V_PWRGD HWPG (15)
1.8V_RUN_PWRGD (14) (14)
SYS_PWR_SW# 3.3V_ALW_ON
(3) (19) SIO_SLP_S4# (9) (11) GFX_PCIE_PWRGD
ALW_ON To control DIMM VREF (15)
(3) ICH_PWRGD
SUS_ON (11) GFX_CORE_PWRGD H_VTTPWRGD
EC (5) PM_DRAM_PWRGD (20) Wire AND
PCH
IT8512 SIO_PWRBTN# (8) 1.8V_RUN_PWRGD
CLK_CPU_BCLK (21) (14)
ICH_RSMRST# (7) CPU (14) 1.8V_RUN_GFX_PWRGD
H_PWRGOOD (22)
Page 7~12 (19)
A SIO_SLP_S5# (9) (17) IMVP_PWRGD A
PLTRST#(PCI_PLTRST#) Page 3~6 ICH_PWRGD
(23) AND Gate
SIO_SLP_S3# (9) (18) RESET_OUT#

Page 29 (15) H_VTTPWRGD


(15) HWPG
RUN_ON_1
(12)
QUANTA
IMVP_VR_ON
Title
COMPUTER
(16)
(17) IMVP_PWRGD Power Block Diagram
RESET_OUT#
(18) Size Document Number Rev
FM9B 3A

Date: Thursday, October 01, 2009 Sheet 59 of 65


5 4 3 2 1
1 2 3 4 5 6 7 8

CN3

1 GND0 GND1 2
3 XDP_PREQ# 3 OBSFN_A0 OBSFN_C0 4
3 XDP_PRDY# 5 OBSFN_A1 OBSFN_C1 6
7 GND2 GND3 8
3 XDP_OBS0 9 OBSDATA_A0 OBSDATA_C0 10
A
3 XDP_OBS1 11
13
OBSDATA_A1 OBSDATA_C1 12
14
37 A

GND4 GND5
3 XDP_OBS2 15 OBSDATA_A2 OBSDATA_C2 16
3 XDP_OBS3 17 OBSDATA_A3 OBSDATA_C3 18
19 GND6 GND7 20
21 OBSFN_B0 OBSFN_D0 22
23 OBSFN_B1 OBSFN_D1 24
25 GND8 GND9 26
3 XDP_OBS4 27 OBSDATA_B0 OBSDATA_D0 28
3 XDP_OBS5 29 OBSDATA_B1 OBSDATA_D1 30
31 GND10 GND11 32
3 XDP_OBS6 33 OBSDATA_B2 OBSDATA_D2 34
3 XDP_OBS7 35 OBSDATA_B3 OBSDATA_D3 36
37 38 +1.05V_VTT
+1.05V_VTT R18 1K H_CPUPWRGD_XDP GND12 GND13 BCLK_ITP_R
3,10 H_PWRGOOD 39 PWRGOOD/HOOK0 ITPCLK/HOOK4 40
HOOK1 41 42 BCLK_ITP#_R
T2 PAD HOOK1 ITPCLK#/HOOK5
43 VCC_OBS_AB VCC_OBS_CD 44
R17 0 PCIE_CLK_XDP_P 45 46 XDP_RST#_R R351 1K
3 H_PWRGD_XDP HOOK2 RESET#/HOOK6 H_CPURST# 3
C376 TP_PCIE_CLK_XDP_N 47 48
T1 PAD HOOK3 DBR#/HOOK7 XDP_DBRESET# 3,7
*0.1U_NC 49 50 C21
GND14 GND15 *0.1U_NC
9,13,14,32 ICH_SMBDATA 51 SDA TDO 52 XDP_TDO 3
9,13,14,32 ICH_SMBCLK 53 SCL TRSTN 54 XDP_TRST# 3
55 56 R349 51
TCK1 TDI XDP_TDI 3
3 XDP_TCLK 57 TCK0 TMS 58 XDP_TMS 3
B
59 GND16 GND17 60 B
BCLK_ITP_R R360 0
BCLK_ITP 3
BCLK_ITP#_R R359 0
BCLK_ITP# 3
*Samtec BSH-030-01_NC

It is for debug. requesst vendeer provide 200 pcs sample.

C C

D D

QUANTA
Title
COMPUTER
SMBUS BLOCK

Size Document Number Rev


FM9B 3A

Date: Thursday, October 01, 2009 Sheet 60 of 65


1 2 3 4 5 6 7 8

You might also like