Professional Documents
Culture Documents
Sameek Dhar – Sr. Test Engineer - Power transformer; ABB India Ltd
Ritesh Bhambani – Test Manager - Power transformer; ABB India Ltd
ABSTRACT
Lightning Impulse voltage testing is a vital and important factory dielectric test for power transformers and
Reactors. It is becoming more and more a routine test not only for EHV transformers, but for HV range of transformers
also. Even though national standards stipulate 1.2/50 micro-seconds as the wave shape of the voltage to be used for
testing, many times it will be difficult to achieve this wave shape within the stipulated tolerances especially for EHV
/UHV transformer windings. This paper covers various test requirements for lightning and switching impulse tests, as
stated in various national and international standards Significance of dielectric stresses in windings due to the
change in the front and tail times and the effect of test object Capacitance & Inductance (also impulse generators C &
L) in achieving the timings are also discussed in the paper. The problems of achieving front timing in UHV/EHV
windings due to high value of winding capacitance and keeping the voltage overshoot at peak within specified limits
are also discussed. Achieving the impulse voltage waveform as defined in the standards is becoming more and more
difficult with increasing capacity and voltage ratings of transformers and means to achieve wave shape with in
tolerance limits are discussed.
and series capacitance (Cs) is taken in account boundary conditions of the problem.
winding during the application of this high x= 0 , E = 0 and at x= l , E=V (V is the amplitude
frequency waveforms.It is assumed here that of the step impulse surge) . So the voltage equ.
𝛼𝑥
sin ℎ ( )
thecapacitance is uniformly distributed along the is, 𝐸 = 𝑉 𝑙
----(1)
sin ℎ𝛼
winding. In fig 4 an elementary length ∆x of the
winding is shown.
Case 2 ) If the neutral is isolated : then at x = l
, E= V and at x = 0, Is =0 .
𝛼𝑥
cos ℎ ( )
Thus voltage equ. is 𝐸 = 𝑉 cos ℎ𝛼
𝑙
----(2)
Fig 6:- Voltage waveform when Neutral isolated Achieving the 1.2/50μs impulse waveform
within the permitted tolerances is very difficult
with large power transformers as test object
From the above figure , it can be said that as α .The transformer windings having capacitances
increases voltage distribution becomes more (series& parallel) , inductances and resistances,
nonlinear. When α = 10 , 60% of the voltage is all distributed throughout the whole winding are
developed across the first 10% of the winding at unique with each other with respect to circuit
the line end and as a result the portion of the parameters. To generate high impulse voltages
winding is severly stressed. several identical impulse capacitors are charged
For slow fronted surges, the stress on the line in parallel and then discharged in series,
turns will be less severe than the steep fronted obtaining in this way a multiplied total charging
voltage just considered since the capacitance voltage, corresponding to the number of stages.
will no longer dominate the voltage distribution The load capacitance Cload (transformer) is
by the time surges reaches its peak. loaded by the impulse generator capacitors
When the wavefront time increases more than through the front resistors (in impulse generator)
1.2μs , the longitudinal voltage stress at line end and both capacitors are discharged through the
of the winding comes down ( approx 30- 40 % tail resistors (in impulse generators).For the
stress decreases for 2 – 2.5 μs) ,stresses deciding the necessary values for the series
increases to the same range with front time of and parallel resistors in impulse generator for
0.3-0.4 μs .But it has negligible effect on the different winding capacitances, the multiplier
voltage stress to ground. Tail time ( time to half circuit could be reduced to an equivalent circuit
the peak value ) exerts no marked effect on the diagram for one stage ( fig 7).
longitudinal voltage stress provided it is longer
than 20-25 μs. Voltage stress to earth is a
function of the ratio of the tail to the length of
period of the fundamental frequency of the
winding.This function has an exponential
Fig:- 7 Equivalent circuit of multiplier circuit
C's : Resulting Impulse Capacitance = Cs/n ; n is lower value of Rs.With higher value of series
the no of stages of Impulse generator. resistance Rs overshoot will decrease.
R's : Front ( series) Resistor = n.Rs and R'p : The Inductance of the test object does not affect
Tail ( parallel) Resistor = n. Rp. the impulse front time.
Cload : Load capacitance ( Transformer + Divideri) Too low value of the front time can be increased
+ Stray Capacitance ) . by adding a load capacitor in parallel with the
Lloop : Inductance of impulse generator + external test object.
inductance of total test configuration ; SG : Tail Time (T2)
Spark Gap of Impulse Generator . i) The capacitance of the test object has only very
Now the value of the circuit elements determines slight effect on tail time.
the impulse voltage wave shape. Neglecting theii) Increasing the parallel resistance ( Rp) will of
inductance ( Lloop) , the impulse voltage is given increase the tail time (T2) but it will increase the
by the difference of two exponentially decaying undershoot which is to be limited by 50% as per
functions with time constants τ1 and τ2 .𝑢(𝑡) = IEC standards.
1 1
𝑈0 𝜏 𝜏 iii) In case of low voltage windings, when the test
. 𝜏 1−𝜏
. 2
. [𝑒 𝜏2 −𝑒 ]
𝜏1 ,
𝑅𝑆′ .𝐶𝑙𝑜𝑎𝑑 2 1
voltage is lower than the maximum output
with usually satisfied approximation R'p .
voltage of impulse generator then some stages
C's>>R's .Cload the following expressions are
of generator can be connected in parallel to
obtained –
boost up the capacitance of impulse generator.
𝐶𝑆′ . 𝐶𝑙𝑜𝑎𝑑
𝜏1 ≈ 𝑅𝑆′ . and𝜏2 ≈ 𝑅𝑝′ . ( 𝐶𝑆′ + 𝐶𝑙𝑜𝑎𝑑 ) iv) In low inductive windings , tail time is achieved
𝐶𝑆′ + 𝐶𝑙𝑜𝑎𝑑
by connecting of the non-tested terminals
There are existing correlations between τ1 and τ2 together and then grounded ,which will increase
and front and tail time is as below – the effective inductance.
𝐶 .𝐶 Resistance earthing (≥400 ohm) of non-tested
𝑇1 = 𝐾1 . 𝜏1 = 2.96 . 𝑅𝑆′ . 𝐶 𝑆+ 𝐶𝑙𝑜𝑎𝑑 and𝑇2 = 𝐾2 . 𝜏2 = v)
𝑆 𝑙𝑜𝑎𝑑
terminals also increase the effective inductance
0.7 𝑅𝑝′ . (𝐶𝑠 + 𝐶𝑙𝑜𝑎𝑑 )where K1 and K2 is 2.96 and
there by the tail time , but the voltage on the
0.7 respectively for 1.2/50 μs impulse waveform.
non tested terminals shall be below 75% (for
From the above equations, the basic techniques
star connected windings) and 50% (for delta
for waveform timing control are summarized as
connected windings) .This type of connection
below:
will slightly reduce the sensitivity for failure
Front Time (T1)
detection by the current waveform[4].
The front time will be adjusted with the seriesvi) Placing an inductance (100 - 200μH) in the
resistor Rs. Increasing the value of Rs will impulse generator in parallel with series
increase T1 and can be decreased with a resistance (Rs) will increases the total circuit
inductance , to increase the voltage tail time. impulse terminal can be calculated by using
This type of connection is known as Glaninger 𝑈𝑐𝑐 .𝑈 2
𝑝ℎ
the formula :- 𝐿𝑐𝑐 = 100 .𝜔.𝑃 ; where Lcc
𝑛
circuit.
: short circuit inductance of the winding,Ucc :
The discharge time constant is inversely
short circuit impedance in % ; Uph : rated ph-ph
proportional to series resistance (Rs) .So
voltage of transformer ;Pn : rated power per
decreasing Rs will increase tail time with an
phase and ω : 2* π*f with f rated frequency of
increased overshoot on the peak which can be
the transformer .
solved by placing a load capacitor.
Now, depending on the test connections of
the windings ,inductanceof the winding seen
5 Specific Problems With Large
from the impulsed terminal (Lb) will change
Capacity LV Windings , UHV/EHV
.Some examples are given in figure 8:-
Voltage Windings :-
2) Achieving impulse voltage front time (T1) with effect on the tail of impulse voltage.