PCS 931 X Instruction Manual EN Domestic General PDF

PCS-931
Line Differential Relay

Instruction Manual
NR Electric Co., Ltd.

Preface
Preface
Introduction
This guide and the relevant operating or service manual documentation for the equipment provide
full information on safe handling, commissioning and testing of this equipment.
Documentation for equipment ordered from NR is dispatched separately from manufactured goods
and may not be received at the same time. Therefore, this guide is provided to ensure that printed
information normally present on equipment is fully understood by the recipient.
Before carrying out any work on the equipment, the user should be familiar with the contents of
this manual, and read relevant chapter carefully.
This chapter describes the safety precautions recommended when using the equipment. Before
installing and using the equipment, this chapter must be thoroughly read and understood.
Health and Safety

The information in this chapter of the equipment documentation is intended to ensure that
equipment is properly installed and handled in order to maintain it in a safe condition.
When electrical equipment is in operation, dangerous voltages will be present in certain parts of
the equipment. Failure to observe warning notices, incorrect use, or improper use may endanger
personnel and equipment and cause personal injury or physical damage.
Before working in the terminal strip area, the equipment must be isolated.
Proper and safe operation of the equipment depends on appropriate shipping and handling,
proper storage, installation and commissioning, and on careful operation, maintenance and
servicing. For this reason, only qualified personnel may work on or operate the equipment.
Qualified personnel are individuals who:
 Are familiar with the installation, commissioning, and operation of the equipment and of the
system to which it is being connected;
 Are able to safely perform switching operations in accordance with accepted safety
engineering practices and are authorized to energize and de-energize equipment and to
isolate, ground, and label it;
 Are trained in the care and use of safety apparatus in accordance with safety engineering
practices;
 Are trained in emergency procedures (first aid).
Instructions and Warnings

The following indicators and standard definitions are used:
PCS-931 Line Differential Relay i

Date: 2014-02-24
Preface
DANGER!
It means that death, severe personal injury, or considerable equipment damage will occur if safety
precautions are disregarded.
WARNING!
It means that death, severe personal, or considerable equipment damage could occur if safety
precautions are disregarded.
CAUTION!
It means that light personal injury or equipment damage may occur if safety precautions are
disregarded. This particularly applies to damage to the device and to resulting damage of the
protected equipment.
WARNING!
The firmware may be upgraded to add new features or enhance/modify existing features, please
make sure that the version of this manual is compatible with the product in your hand.
WARNING!
During operation of electrical equipment, certain parts of these devices are under high voltage.
Severe personal injury or significant equipment damage could result from improper behavior.
Only qualified personnel should work on this equipment or in the vicinity of this equipment. These
personnel must be familiar with all warnings and service procedures described in this manual, as
well as safety regulations.
In particular, the general facility and safety regulations for work with high-voltage equipment must
be observed. Noncompliance may result in death, injury, or significant equipment damage.
DANGER!
Never allow the current transformer (CT) secondary circuit connected to this equipment to be
opened while the primary system is live. Opening the CT circuit will produce a dangerously high
voltage.
WARNING!
 Exposed terminals
Do not touch the exposed terminals of this equipment while the power is on, as the high voltage
generated is dangerous
ii PCS-931 Line Differential Relay

Date: 2014-02-24
Preface
 Residual voltage
Hazardous voltage can be present in the DC circuit just after switching off the DC power supply. It
takes a few seconds for the voltage to discharge.
CAUTION!
 Earth
The earthing terminal of the equipment must be securely earthed
 Operating environment
The equipment must only be used within the range of ambient environment detailed in the
specification and in an environment free of abnormal vibration.
 Ratings
Before applying AC voltage and current or the DC power supply to the equipment, check that they
conform to the equipment ratings.
 Printed circuit board
Do not attach and remove printed circuit boards when DC power to the equipment is on, as this
may cause the equipment to malfunction.
 External circuit
When connecting the output contacts of the equipment to an external circuit, carefully check the
supply voltage used in order to prevent the connected circuit from overheating.
 Connection cable
Carefully handle the connection cable without applying excessive force.
Copyright © 2014 NR. All rights reserved.
We reserve all rights to this document and to the information contained herein. Improper use in particular reproduction and dissemination
to third parties is strictly forbidden except where expressly authorized.
The information in this manual is carefully checked periodically, and necessary corrections will be included in future editio ns. If
nevertheless any errors are detected, suggestions for correction or improvement are greatly appreciated.
We reserve the rights to make technical improvements without notice.
NR ELECTRIC CO., LTD. Tel: +86-25-87178888, Fax: +86-25-87178999
69 Suyuan Avenue. Jiangning, Nanjing 211102, China Website: www.nrelect.com, www.nari-relays.com
Version: R1.07
PCS-931 Line Differential Relay iii

Date: 2014-02-24
Preface
Documentation Structure
The manual provides a functional and technical description of this relay and a comprehensive set
of instructions for the relay’s use and application.
All contents provided by this manual are summarized as below:
1 Introduction
Briefly introduce the application, functions and features about this relay.
2 Technical Data
Introduce the technical data about this relay, such as electrical specifications, mechanical
specifications, ambient temperature and humidity range, communication port parameters, type
tests, setting ranges and accuracy limits and the certifications that our products have passed.
3 Operation Theory
Introduce a comprehensive and detailed functional description of all protective elements.
4 Supervision
Introduce the automatic self-supervision function of this relay.
5 Management
Introduce the management function (measurement, recording and remote control) of this relay.
6 Hardware
Introduce the main function carried out by each plug-in module of this relay and providing the
definition of pins of each plug-in module.
7 Settings
List settings including system settings, communication settings, label settings, logic links and etc.,
and some notes about the setting application.
8 Human Machine Interface

Introduce the hardware of the human machine interface (HMI) module and a detailed guide for the
user how to use this relay through HMI. It also lists all the information which can be view through
HMI, such as settings, measurements, all kinds of reports etc.
9 Configurable Function
Introduce configurable function of the device and all configurable signals are listed.
10 Communication
Introduce the communication port and protocol which this relay can support, IEC60970-5-103,
IEC61850 and DNP3.0 protocols are introduced in details.
11 Installation
iv PCS-931 Line Differential Relay
Date: 2014-02-24
Preface
Introduce the recommendations on unpacking, handling, inspection and storage of this relay. A
guide to the mechanical and electrical installation of this relay is also provided, incorporating
earthing recommendations. A typical wiring connection to this relay is indicated.
12 Commissioning
Introduce how to commission this relay, comprising checks on the calibration and functionality of
this relay.
13 Maintenance
A general maintenance policy for this relay is outlined.
14 Decommissioning and Disposal

A general decommissioning and disposal policy for this relay is outlined.
15 Manual Version History

List the instruction manual version and the modification history records.
Typographic and Graphical Conventions
Deviations may be permitted in drawings and tables when the type of designator can be obviously
derived from the illustration.
The following symbols are used in drawings:
&
AND gate
≥1
OR gate
Comparator
BI
Binary signal via opto-coupler
SET I>
Input signal from comparator with setting
EN
Input signal of logic setting for function enabling
PCS-931 Line Differential Relay v

Date: 2014-02-24
Preface
SIG
Input of binary signal except those signals via opto-coupler
XXX
Output signal
Timer
t
t
Timer (optional definite-time or inverse-time characteristic)
10ms 0ms
Timer [delay pickup (10ms), delay dropoff (0ms), non-settable]
[XXX] 0ms
Timer (delay pickup, settable)
0ms [XXX]
Timer (delay dropoff, settable)
[XXX] [XXX]
Timer (delay pickup, delay dropoff, settable)
IDMT
Timer (inverse-time characteristic)
---xxx is the symbol
Symbol Corresponding Relationship
Basic Example
A, B, C L1, L2, L3 Ia, Ib, Ic, I0 IL1, IL2, IL3, IN
AN, BN, CN L1N, L2N, L3N Ua, Ub, Uc VL1, VL2, VL3
ABC L123 Uab, Ubc, Uca VL12, VL23, VL31
U (voltage) V U0, U1, U2 VN, V1, V2
vi PCS-931 Line Differential Relay

Date: 2014-02-24
1 Introduction
1 Introduction
Table of Contents
1 Introduction ....................................................................................... 1-a
1.1 Application....................................................................................................... 1-1
1.2 Function ........................................................................................................... 1-3
1.3 Features ........................................................................................................... 1-6
List of Figures
Figure 1.1-1 Typical application of PCS-931 ............................................................................. 1-1
Figure 1.1-2 Functional diagram of PCS-931............................................................................ 1-2
PCS-931 Line Differential Relay 1-a

Date: 2013-12-27
1 Introduction
1-b PCS-931 Line Differential Relay

Date: 2013-12-27
1 Introduction
1.1 Application
PCS-931 is a digital line differential protection with the main and back-up protection functions,
which is designed for overhead line or cables and hybrid transmission lines of various voltage
levels.
52 52
PCS-931 Optical fibre channel PCS-931
Communication channel via direct dedicated fibre or MUX
Figure 1.1-1 Typical application of PCS-931
Main protection of PCS-931 comprises current differential protection which can clear any internal
fault instantaneously for the whole line. DPFC distance protection can perform extremely high
speed operation for close-up faults. There is direct transfer trip (DTT) feature incorporated in the
relay.
PCS-931 also includes distance protection (3 forward zones and 1 reverse zone distance
protection with selectable mho or quadrilateral characteristic), 4 stages directional earth fault
protection, 4 stages directional phase overcurrent protection, 2 stages voltage protection
(under/over voltage protection), 4 stages frequency protection (under/over frequency protection),
broken conductor protection, reverse power protection, pole discrepancy protection, breaker
failure protection, thermal overload protection, and dead zone protection etc. Morever, a backup
overcurrent and earth fault protection will be automatically enabled when VT circuit fails. In
addition, stub overcurrent protection is provided for one and a half breakers arrangement when
transmission line is put into maintenance.
PCS-931 has selectable mode of single-phase tripping or three-phase tripping and configurable
auto-reclosing mode for 1-pole, 3-poles and 1/3-pole operation.
PCS-931 with appropriate selection of integrated protection functions can be applied for various
voltage levels and primary equipment such as cables, overhead lines, interconnectors and
transformer feeder, etc. It also supports configurable binary inputs, binary outputs, LEDs and IEC
61850 protocol.
PCS-931 Line Differential Relay 1-1

Date: 2013-12-27
1 Introduction
BUS
52
81
87 21D 21 67G 67P 50GVT 50PVT 50BF 49 46BC 32R 62PD FR
59
50G 50P FL
Data Transmitt/Receive
51G 51P 27
50DZ 50STB (Only for one and a half breakers arrangement)
SOTF 25 79
LINE
Figure 1.1-2 Functional diagram of PCS-931
No. Function ANSI

1 Current differential protection 87
2 DPFC distance protection 21D
3 Distance protection 21
4 Earth fault protection 67G
5 Definite-time earth-fault protection 50G
6 Inverse-time earth-fault protection 51G
8 Phase overcurrent protection 67P
9 Definite-time phase overcurrent protection 50P
10 Inverse-time phase overcurrent protection 51P
11 Overvoltage protection 59
12 Undervoltage protection 27
13 Frequency protection 81
14 Broken conductor protection 46BC
15 Reverse power protection 32R
16 Breaker failure protection 50BF
17 Thermal overload protection 49
18 Stub overcurrent protection 50STB
19 Dead zone protection 50DZ
20 Pole discrepancy protection 62PD
21 Switch onto fault SOTF
22 Phase overcurrent protection when VT circuit failure 50PVT
23 Earth fault protection when VT circuit failure 50GVT
24 Synchronism check 25
25 Automatic reclosure 79
1-2 PCS-931 Line Differential Relay

Date: 2013-12-27
1 Introduction
26 Fault recorder FR
27 Fault location FL
1.2 Function
1. Protection Function
 Current differential protection (87)
 Deviation of Power Frequency Component (DPFC) current differential element
 Steady-state current differential element
 Neutral current differential element
 Distance protection
 Three zones forward phase-to-ground distance elements (mho or quadrilateral

characteristic)
 One zone reverse phase-to-ground distance element (mho or quadrilateral characteristic)
 Three zones forward phase-to-phase distance elements (mho or quadrilateral

characteristic)
 One zone reverse phase-to-phase distance element (mho or quadrilateral characteristic)
 Load encroachment for mho and quadrilateral characteristic distance element
 Power swing blocking releasing, selectable for each of above mentioned zones
 Deviation of Power Frequency Component (DPFC) distance protection
 Current protection
 Four stages phase overcurrent protection, selectable time characteristic (definite-time or

inverse-time) and directionality (forward direction, reverse direction or non-directional)
 Four stages directional earth fault protection, selectable time characteristic (definite-time
or inverse-time) and directionality (forward direction, reverse direction or non-directional)
 Breaker failure protection
 Optional instantaneously re-tripping
 One stage with two delay timers
 Thermal overload protection
 Stub overcurrent protection
 Dead zone protection
 Pole discrepancy protection
 Broken conductor protection

Date: 2013-12-27
1 Introduction
 Reverse power protection
 Switch onto fault (SOTF)
 Via distance measurement elements
 Via dedicated earth fault element
 Backup protection when VT circuit failure
 Phase overcurrent protection when VT circuit failure
 Earth fault protection when VT circuit failure
 Voltage protection
 Two stages overvoltage protection
 Two stages undervoltage protection
 Frequency protection
 Four stages overfrequency protection
 Four stages underfrequency protection
 f/dt block criterion for underfrequency protection
 Control function
 Synchro-checking
 Automatic reclosure (single shot or multi-shot (max. 4) for 1-pole AR and 3-pole AR)
 Communication scheme of current differential protection
 Direct optical link
 Connection to a communication network, support G.703 and C37.94 protocol
 Dual-channels redundancy
2. Measurement and control function
 Remote control (open and closing)
 Synchronism check for remote and manual closing (only for one circuit breaker)
 Energy metering (active and reactive energy are calculated in import respectively export
direction)
3. Logic
 User programmable logic
4. Additional function
 Fault location

Date: 2013-12-27
1 Introduction
 Fault phase selection
 Parallel line compensation for fault location
 VT circuit supervision
 CT circuit supervision
 Self diagnostic
 DC power supply supervision
 Event Recorder including 1024 disturbance records, 1024 binary events, 1024 supervision
events, 256 control logs and 1024 device logs.
 Disturbance recorder including 32 disturbance records with waveforms (The file format of
disturbance recorder is compatible with international COMTRADE file.)
 Four kinds of clock synchronization methods
 Conventional
 PPS (RS-485): Pulse per second (PPS) via RS-485 differential level
 IRIG-B (RS-485): IRIG-B via RS-485 differential level
 PPM (DIN): Pulse per minute (PPM) via the optical coupler
 PPS (DIN): Pulse per second (PPS) via the optical coupler
 SAS
 SNTP (PTP): Unicast (point-to-point) SNTP mode via Ethernet network
 SNTP (BC): Broadcast SNTP mode via Ethernet network
 Message (IEC103): Clock messages through IEC103 protocol
 Advanced
 IEEE1588: Clock message via IEEE1588
 IRIG-B (Fiber): IRIG-B via optical-fibre interface
 PPS (Fiber) PPS: Pulse per second (PPS) via optical-fibre interface
 NoTimeSync
5. Monitoring
 Number of circuit breaker operation (single-phase tripping, three-phase tripping and

reclosing)
 Channel status
 Frequency
6. Communication

Date: 2013-12-27
1 Introduction
 Optional 2 RS-485 communication rear ports conform to IEC 60870-5-103 protocol
 1 RS-485 communication rear ports for clock synchronization
 Optional 2 or 4 Ethernet ports (depend on the chosen type of MON plug-in module) conform
to IEC 61850 protocol, DNP3.0 protocol or IEC 60870-5-103 protocol over TCP/IP
 Optional 2 Ethernet ports via optic fiber (ST interface) conform to IEC 61850 protocol, DNP3.0
protocol or IEC 60870-5-103 protocol over TCP/IP
 GOOSE and SV communication function (optional NET-DSP plug-in module)
7. User Interface
 Friendly HMI interface with LCD and 9-button keypad on the front panel.
 1 front multiplex RJ45 port for testing and setting
 1 RS-232 or RS-485 rear ports for printer
 Language switchover—English+ selected language
 Auxiliary software—PCS-Explorer
1.3 Features
 The intelligent device integrated with protection, control and monitor provides powerful
protection function, flexible protection configuration, user programmable logic and
configurable binary input and binary output, which can meet with various application
requirements.
 High-performance hardware platform and modularized design, MCU (management control

unit)＋DSP (digital signal processor). MCU manages general fault detector element and DSP
manages protection and metering. Their data acquisition system is completely independent in
electronic circuit. DC power supply of output relay is controlled by the operation of fault
detector element operates, this prevents maloperation due to error from ADC or damage of
any apparatus.
 Fast fault clearance for faults within the protected line, the operating time is less than 10 ms
for close-up faults, less than 15ms for faults in the middle of protected line and less than 25ms
for remote end faults.
 The unique DPFC distance element integrated in the protective device provides extremely
high speed operation and insensitive to power swing.
 Self-adaptive floating threshold which only reflects deviation of power frequency component
improves the protection sensitivity and stability under the condition of load fluctuation and
system disturbance.
 Advanced and reliable power swing blocking releasing feature which ensure distance
protection operate correctly for internal fault during power swing and prevent distance
protection from maloperation during power swing

Date: 2013-12-27
1 Introduction
 Flexible automatic reclosure supports various initiation modes and check modes
 Multiple setting groups with password protection and setting value saved permanently before
modification
 Powerful PC tool software can fulfill protection function configuration, modify setting and
waveform analysis.

Date: 2013-12-27
1 Introduction

Date: 2013-12-27
2 Technical Data
2 Technical Data
Table of Contents
2 Technical Data ................................................................................... 2-a
2.1 Electrical Specifications ................................................................................. 2-1
2.1.1 AC Current Input .................................................................................................................. 2-1
2.1.2 AC Voltage Input .................................................................................................................. 2-1
2.1.3 Power Supply ....................................................................................................................... 2-1
2.1.4 Binary Input .......................................................................................................................... 2-1
2.1.5 Binary Output ....................................................................................................................... 2-2
2.2 Mechanical Specifications.............................................................................. 2-2

2.3 Ambient Temperature and Humidity Range .................................................. 2-3
2.4 Communication Port ....................................................................................... 2-3
2.4.1 EIA-485 Port ........................................................................................................................ 2-3
2.4.2 Ethernet Port ........................................................................................................................ 2-3
2.4.3 Optical Fibre Port ................................................................................................................. 2-3
2.4.4 Print Port .............................................................................................................................. 2-4
2.4.5 Clock Synchronization Port ................................................................................................. 2-4
2.5 Type Tests ........................................................................................................ 2-5

2.5.1 Environmental Tests............................................................................................................. 2-5
2.5.2 Mechanical Tests ................................................................................................................. 2-5
2.5.3 Electrical Tests ..................................................................................................................... 2-5
2.5.4 Electromagnetic Compatibility ............................................................................................. 2-5
2.6 Certifications ................................................................................................... 2-6

2.7 Terminals ......................................................................................................... 2-6
2.8 Measurement Scope and Accuracy ............................................................... 2-6
2.9 Management Function .................................................................................... 2-7
2.9.1 Control Performance............................................................................................................ 2-7

Date: 2014-02-24
2 Technical Data
2.9.2 Clock Performance .............................................................................................................. 2-7
2.9.3 Fault and Disturbance Recording ........................................................................................ 2-7
2.9.4 Binary Input Signal............................................................................................................... 2-7
2.10 Protective Functions..................................................................................... 2-7

2.10.1 Fault Detector .................................................................................................................... 2-7
2.10.2 Current Differential Protection ........................................................................................... 2-8
2.10.3 Distance Protection ............................................................................................................ 2-8
2.10.4 Phase Overcurrent Protection ........................................................................................... 2-8
2.10.5 Earth Fault Protection ........................................................................................................ 2-8
2.10.6 Overvoltage Protection ...................................................................................................... 2-8
2.10.7 Undervoltage Protection .................................................................................................... 2-9
2.10.8 Overfrequency Protection .................................................................................................. 2-9
2.10.9 Underfrequency Protection ................................................................................................ 2-9
2.10.10 Breaker Failure Protection ............................................................................................... 2-9
2.10.11 Thermal Overload Protection ........................................................................................... 2-9
2.10.12 Stub Overcurrent Protection .......................................................................................... 2-10
2.10.13 Dead Zone Protection .................................................................................................... 2-10
2.10.14 Pole Discrepancy Protection ......................................................................................... 2-10
2.10.15 Broken Conductor Protection ........................................................................................ 2-10
2.10.16 Reverse Power Protection ............................................................................................. 2-10
2.10.17 Auto-reclosing .................................................................................................................2-11
2.10.18 Transient Overreach .......................................................................................................2-11
2.10.19 Fault Locator ...................................................................................................................2-11

Date: 2014-02-24
2 Technical Data
2.1 Electrical Specifications

2.1.1 AC Current Input
Phase rotation ABC
Nominal frequency (fn) 50Hz, 60Hz
Rated current (In) 1A 5A
0.05In~40In (It should measure current without beyond full scale
Linear to
against 20 times of related current and value of DC offset by 100%.)
Thermal withstand
-continuously 4In
-for 10s 30In
-for 1s 100In
-for half a cycle 250In
Burden < 0.15VA/phase @In < 0.25VA/phase @In
Number Up to 7 current input according to various applications
2.1.2 AC Voltage Input

Phase rotation ABC
Nominal frequency (fn) 50Hz, 60Hz
Rated voltage (Un) 100V~130V
Linear to 1V~170V
Thermal withstand
-continuously 200V
-10s 260V
-1s 300V
Burden at rated < 0.20VA/phase @Un
Number Up to 6 voltage input according to various applications
2.1.3 Power Supply

Standard IEC 60255-11:2008
Rated voltage 110Vdc/125Vdc/220Vdc/250Vdc
Permissible voltage range 88~300Vdc
Permissible AC ripple voltage ≤15% of the nominal auxiliary voltage
Burden
Quiescent condition <30W
Operating condition <35W
2.1.4 Binary Input

Rated voltage 24Vdc 48Vdc
Rated current drain 1.2mA 2.4mA
On value 16.8-28.8Vdc 33.6-57.6Vdc
Off value <12Vdc <24Vdc

Date: 2014-02-24
2 Technical Data
Maximum permissible voltage 100Vdc

Withstand voltage 2000Vac, 2800Vdc (continuously )
Response time for logic input ≤1ms
Number Up to 36 binary input according to various hardware configurations
Rated voltage 110Vdc 125Vdc 220Vdc 250Vdc

Rated current drain 1.1mA 1.25mA 2.2mA 2.5mA
On value 77-132Vdc 87.5-150Vdc 154-264Vdc 175-300Vdc
Off value <55Vdc <62.5Vdc <110Vdc <125Vdc
Maximum permissible voltage 300Vdc
Withstand voltage 2000Vac, 2800Vdc (continuously )
Response time for logic input ≤1ms
Number Up to 36 binary input according to various hardware configurations
2.1.5 Binary Output

Output mode Potential free contact
8A@380Vac
Continuous carry 8A@250Vdc
8A@125Vdc
Pickup time (Typical) <8ms (3ms)
Dropoff time <5ms
0.65A@48Vdc
0.25A@110Vdc
Breaking capacity (L/R=40ms) 0.25A@125Vdc
0.15A@220Vdc
0.15A@250Vdc
Burden 300mW
380Vac
Maximal system voltage
250Vdc
Test voltage across open contact 1000V RMS for 1min
10A@3s
15A@1s
Short duration current
20A@0.5s
30A@0.2s
Durability (Loaded contact) 10000 operations
Number Up to 55 binary output according to various hardware configurations
2.2 Mechanical Specifications

Mounting Way Flush mounted
Chassis color Silver grey
Weight per device Approx. 15kg
Chassis material Aluminum alloy
Location of terminal Rear panel of the device

Date: 2014-02-24
2 Technical Data
Device structure Plug-in modular type @ rear side, integrated frontplate

Protection class
Front side IP40
Other sides IP30
Rear side, connection terminals IP20
2.3 Ambient Temperature and Humidity Range

Operating temperature -40°C to +70°C (Readability of display may be impaired below -20°C)
Transport and storage temperature
-40°C to +70°C
range
Permissible humidity 5%-95%, without condensation
Pollution degree Ⅱ
Altitude <3000m
2.4 Communication Port

2.4.1 EIA-485 Port
Baud rate 4.8kbit/s, 9.6kbit/s, 19.2kbit/s, 38.4kbit/s, 57.6kbit/s, 115.2kbit/s
Protocol IEC 60870-5-103:1997
Maximal capacity 32
Transmission distance <500m
Safety level Isolation to ELV level
Twisted pair Screened twisted pair cable
2.4.2 Ethernet Port

Connector type RJ-45 ST (Multi mode)
Transmission rate 100Mbits/s
Transmission standard 100Base-TX 100Base-FX
Transmission distance <100m <2km (1310nm)
Protocol IEC 60870-5-103:1997, DNP 3.0 or IEC 61850
2.4.3 Optical Fibre Port

2.4.3.1 For Station Level
Characteristic Glass optical fiber

Connector type ST
Fibre type Multi mode
Transmission distance <2km
Wave length 1310nm
Transmission power Min. -20.0dBm

Date: 2014-02-24
2 Technical Data
Minimum receiving power Min. -30.0dBm

Margin Min +3.0dB
2.4.3.2 For Process Level

Connector type LC
Transmission distance <2km
Wave length 1310nm
Transmission power Min. -20.0dBm
Margin Min +3.0dB
2.4.3.3 For Pilot Channel

Connector type FC ST
Fibre type Single mode Multi mode
Wave length 1310nm 1550nm 850nm
Transmission distance Max.40km Max.100km Max.2km
Transmission power -13.0±3.0 dBm -5.0 dBm±3.0 dBm -12dBm~-20 dBm
Minimum receiving power Min.-37 dBm Min.-36 dBm Min. -30.0dBm
Optical overload point Min.-3 dBm Min.-3 dBm Min.-8 dBm
2.4.3.4 For Synchronization Port

Connector type ST
Wave length 820nm
Margin Min +3.0dB
2.4.4 Print Port

Type RS-232
Baud Rate 4.8kbit/s, 9.6kbit/s, 19.2kbit/s, 38.4kbit/s, 57.6kbit/s, 115.2kbit/s
®
Printer type EPSON 300K printer
2.4.5 Clock Synchronization Port

Type RS-485
Transmission distance <500m
Maximal capacity 32
Timing standard PPS, IRIG-B

Date: 2014-02-24
2 Technical Data
2.5 Type Tests

2.5.1 Environmental Tests
Dry cold test IEC60068-2-1:2007
Dry heat test IEC60068-2-2:2007
Damp heat test, cyclic IEC60068-2-30:2005
2.5.2 Mechanical Tests

Vibration IEC 60255-21-1:1988 Class Ⅰ
Shock and bump IEC 60255-21-2:1988 Class Ⅰ
2.5.3 Electrical Tests

Dielectric tests Test voltage 2kV, 50Hz, 1min
Impulse voltage tests Test voltage 5kV
Overvoltage category Ⅲ
Insulation resistance
Isolation resistance >100MΩ@500VDC
measurements
2.5.4 Electromagnetic Compatibility

IEC 60255-22-1:2007
1MHz burst disturbance test Common mode: class Ⅲ 2.5kV
Differential mode: class Ⅲ 1.0kV
IEC60255-22-2:2008 class Ⅳ
Electrostatic discharge test For contact discharge: 8kV
For air discharge: 15kV
IEC 60255-22-3:2007 class Ⅲ
Frequency sweep
Radiated amplitude-modulated
10V/m (rms), f=80~1000MHz
Radio frequency interference tests Spot frequency
Radiated amplitude-modulated
10V/m (rms), f=80MHz/160MHz/450MHz/900MHz
Radiated pulse-modulated
10V/m (rms), f=900MHz
IEC 60255-22-4:2008
Fast transient disturbance tests Power supply, I/O, Earth: class Ⅳ, 4kV, 2.5kHz, 5/50ns
Communication terminals: class Ⅳ, 2kV, 5kHz, 5/50ns
IEC 60255-22-5:2008
Power supply, AC input, I/O port: class Ⅳ, 1.2/50us
Surge immunity test
Common mode: 4kV
Differential mode: 2kV

Date: 2014-02-24
2 Technical Data
IEC 60255-22-6:2001
Conducted RF Electromagnetic
Power supply, AC, I/O, Comm. Terminal: Class Ⅲ , 10Vrms, 150
Disturbance
kHz~80MHz
Power Frequency Magnetic Field IEC 61000-4-8:2001
Immunity class Ⅴ, 100A/m for 1min, 1000A/m for 3s
IEC 61000-4-9:2001
Pulse Magnetic Field Immunity
class Ⅴ, 6.4/16μs, 1000A/m for 3s
Damped oscillatory magnetic field IEC 61000-4-10:2001
immunity class Ⅴ, 100kHz & 1MHz–100A/m
Auxiliary power supply performance IEC60255-11: 2008

- Voltage dips Up to 200ms for dips to 40% of rated voltage without reset
-Voltage short interruptions 100ms for interruption without rebooting
2.6 Certifications
 ISO9001:2008
 ISO14001:2004
 OHSAS18001:2007
 ISO10012:2003
 CMMI L5
 EMC: 2004/108/EC, EN50263:1999
 Products safety(PS): 2006/95/EC, EN61010-1:2001
2.7 Terminals
Connection Type Wire Size
2 2
Crimp terminals, 1.5mm ~4.0mm lead
AC current If using 4.0mm2 lead, only dedicated terminal cable lug provided by NR
can be adopted.
2 2
AC voltage Crimp terminals, 1.0mm ~2.5mm lead
2 2
Power supply Crimp terminals, 1.0mm ~2.5mm lead
Contact I/O Crimp terminals, 1.0mm2~2.5mm2 lead
2
Grounding (Earthing) Connection BVR type, 2.5mm²~6.0mm lead
2.8 Measurement Scope and Accuracy

Item Range Accuracy
Phase range 0°~ 360° ≤±3°
Frequency fn±3 Hz ≤ 0.02Hz
Currents from protection measurement current transformers

Date: 2014-02-24
2 Technical Data
≤ 2.0% of rating (0.05~1.00In)

Current 0.05~5.00In
≤ 2.0% of applied quantities (1.00~5.00In)
≤ 1.0% of rating (0.05~1.00Un)
Voltage 0.05~1.50Un
≤ 1.0% of applied quantities (1.00~1.50Un)
0.05~1.50Un ≤ 3.0% of rating (0.05~1.00In, 0.05~1.00Un)
Active power (W)
0.05~5.00In ≤ 3.0% of applied quantities (1.00~5.00In, 1.00~1.50Un)
0.05~1.50Un ≤ 3.0% of rating (0.05~1.00In, 0.05~1.00Un)
Reactive power (VAr)
0.05~1.50Un ≤ 3.0% of rating (0.05~1.00In, 0.05~1.00Un)
Apparent power (VA)
0.05~1.50Un ≤ 3.0% of rating (0.05~1.00In, 0.05~1.00Un)
Energy (Wh)
0.05~1.50Un ≤ 3.0% of rating (0.05~1.00In, 0.05~1.00Un)
Energy (VAh)
2.9 Management Function

2.9.1 Control Performance
Control mode Local or remote

Accuracy of local control ≤ 1s
Accuracy of remote control ≤ 3s
2.9.2 Clock Performance
Real time clock accuracy ≤ 3s/day

Accuracy of GPS synchronization ≤ 1ms
External time synchronization IRIG-B (200-98), PPS, IEEE1588 or SNTP protocol
2.9.3 Fault and Disturbance Recording
Maximum duration 10000 sampled points (24 sampled points per cycle)
Recording position 10 cycles before pickup of trigger element
2.9.4 Binary Input Signal
Resolution of binary input signal ≤ 1ms

Binary input mode Potential-free contact
Resolution of SOE ≤ 2ms
2.10 Protective Functions

2.10.1 Fault Detector
2.10.1.1 DPFC Current Element
Setting range 0.050In~30.000In (A)

Accuracy ≤2.5% of setting or 0.02In, whichever is greater

Date: 2014-02-24
2 Technical Data
2.10.1.2 Residual Current Element

2.10.1.3 Overvoltage Element
Setting range Un~2Unn (V)

Accuracy ≤2.5% of setting or 0.01Un, whichever is greater
2.10.2 Current Differential Protection
Current setting accuracy ≤2.5% of setting or 0.01In, whichever is greater
Time delay accuracy <5ms
Typical operating time <25ms
2.10.3 Distance Protection

Setting range (0.000~4Unn)/In (ohm)
Accuracy ≤2.5% of setting or 0.1Ω/In, whichever is greater
Resetting ratio 105%
Time delay 0.000~10.000 (s)
Accuracy ≤1%Setting+30ms
2.10.4 Phase Overcurrent Protection

Resetting ratio 95%
Time delay 0.000~20.000 (s)
Accuracy (definite-time characteristic) ≤1% of Setting+30ms (at 2 times current setting)
≤2.5% operating time or 30ms, whichever is greater
Accuracy (inverse-time characteristic)
(for current between 1.2 and 20 multiples of pickup)
2.10.5 Earth Fault Protection

Resetting ratio 95%
Time delay 0.000~20.000 (s)
Accuracy (definite-time characteristic) ≤1% of Setting+30ms (at 2 times current setting)
2.10.6 Overvoltage Protection

Setting range Un~2Unn (V)
Resetting ratio 95%

Date: 2014-02-24
2 Technical Data
Time delay 0.000~30.000 (s)

Accuracy (definite-time characteristic) ≤1% of Setting+30ms (at 1.2 times voltage setting)
(for voltage between 1.2 and 2 multiples of pickup)
2.10.7 Undervoltage Protection

Setting range 0~Unn (V)
Time delay 0.000~30.000 (s)
Accuracy (definite-time characteristic) ≤1%Setting+30ms (at 1.2 times voltage setting)
(for voltage between 0.5 and 0.8 multiples of pickup)
2.10.8 Overfrequency Protection

Setting range 50.00~65.00 (Hz)
Accuracy ≤ 0.02Hz
Resetting ratio 95%
Time delay 0.000~100.000 (s)
Accuracy ≤1%Setting+30ms (at 1.2 times frequency setting)
2.10.9 Underfrequency Protection

Setting range 45.00~ 60.00 (Hz)
Accuracy ≤ 0.02Hz
Time delay 0.000s ~ 100.000 (s)
Accuracy ≤1%Setting+30ms (at 0.8 times frequency setting)
df/dt blocking setting range 0.200~20.000 (Hz/s)
Accuracy ≤ 0.02Hz/s
2.10.10 Breaker Failure Protection

Pick-up time <20ms
Drop-off time <20ms
Setting range of phase current 0.050In~30.000In (A)
Setting range of zero-sequence current 0.050In~30.000In (A)
Setting range of negative-sequence current 0.050In~30.000In (A)
Time delay (first) 0.000~10.000 (s)
Time delay (second) 0.000~10.000 (s)
2.10.11 Thermal Overload Protection

Base current setting range 0.050In~30.000In (A)

Date: 2014-02-24
2 Technical Data
Line thermal time constant 0.100~100.000 (min)

Thermal overload coefficient for trip 1.000~3.000
Thermal overload coefficient for alarm 1.000~3.000
Resetting ratio 95%
Drop-off time <30ms
Time accuracy
2.10.12 Stub Overcurrent Protection

Resetting ratio 95%
Time delay 0.000~10.000 (s)
Accuracy ≤1% of Setting+30ms (at 2 times current setting)
2.10.13 Dead Zone Protection

Setting range 0.050In~30.000In
Resetting ratio 95%
Time delay 0.000~10.000s
Accuracy ≤1%Setting+30ms
2.10.14 Pole Discrepancy Protection

Setting range (zero-sequence current) 0.050In~30.000In (A)
Setting range (negative-sequence current) 0.050In~30.000In (A)
Resetting ratio 95%
Time delay 0.000~600.000 (s)
Accuracy ≤1% of Setting+30ms (at 2 times current setting)
2.10.15 Broken Conductor Protection

Setting range (I2/I1) 0.20~1.00
Accuracy ≤2.5% of setting
Resetting ratio 95%
Time delay 0.000~600.000 (s)
Accuracy ≤1% of Setting+30ms
2.10.16 Reverse Power Protection

Setting range 0.100In~50.000In
Accuracy ≤2% of setting or 0.5W, whichever is greater
Resetting ratio 95%
Time delay 0.010~300.000 (s)
Accuracy ≤1% of Setting+30ms

Date: 2014-02-24
2 Technical Data
2.10.17 Auto-reclosing
Phase difference setting range 0~89 (Deg)
Accuracy 2.0Deg
Voltage difference setting range 0.02Un~0.8Un (V)
Accuracy Max(0.01Un, 2.5%)
Frequency difference setting range 0.02~1 (Hz)
Accuracy 0.01Hz
Operating time of synchronism check ≤1%Setting+20ms
Operating time of energizing check ≤1%Setting+20ms
Operating time of auto-reclosing ≤1%Setting+20ms
2.10.18 Transient Overreach

Tolerance for all high-speed protection ≤2%
2.10.19 Fault Locator

Accuracy for multi-phase faults with single end feed < ±2.5%
Tolerance will be higher in case of single-phase fault with high ground resistance.

Date: 2014-02-24
2 Technical Data

Date: 2014-02-24
3 Operation Theory
3 Operation Theory
Table of Contents
3 Operation Theory .............................................................................. 3-a
3.1 System Parameters ......................................................................................... 3-1
3.1.1 General Application.............................................................................................................. 3-1
3.1.2 Function Description ............................................................................................................ 3-1
3.1.3 Settings ................................................................................................................................ 3-1
3.2 Line Parameters .............................................................................................. 3-1

3.2.3 Settings ................................................................................................................................ 3-2
3.3 Circuit Breaker Position Supervision ............................................................ 3-2

3.3.3 Function Block Diagram ...................................................................................................... 3-3
3.3.4 I/O Signals ........................................................................................................................... 3-4
3.3.5 Logic .................................................................................................................................... 3-4
3.3.6 Settings ................................................................................................................................ 3-5
3.4 Fault Detector (FD) .......................................................................................... 3-5

3.4.1 Application............................................................................................................................ 3-5
3.4.2 Fault Detector in Fault Detector DSP .................................................................................. 3-5
3.4.3 Protection Fault Detector in Protection Calculation DSP .................................................... 3-8
3.4.4 Function Block Diagram ...................................................................................................... 3-9
3.4.5 I/O Signals ........................................................................................................................... 3-9
3.4.6 Logic .................................................................................................................................... 3-9
3.4.7 Settings .............................................................................................................................. 3-10
3.5 Auxiliary Element .......................................................................................... 3-10

Date: 2014-03-05
3 Operation Theory
3.5.1 General Application............................................................................................................ 3-10
3.5.2 Function Description .......................................................................................................... 3-10
3.5.3 Function Block Diagram .................................................................................................... 3-13
3.5.4 I/O Signals ......................................................................................................................... 3-14
3.5.5 Logic .................................................................................................................................. 3-16
3.5.6 Settings .............................................................................................................................. 3-19
3.6 Distance Protection....................................................................................... 3-21

3.6.3 DPFC Distance Protection ................................................................................................. 3-29
3.6.4 Load Encroachment........................................................................................................... 3-33
3.6.5 Mho Distance Protection.................................................................................................... 3-35
3.6.6 Quadrilateral Distance Protection ...................................................................................... 3-50
3.6.7 Power Swing Detection ..................................................................................................... 3-60
3.6.8 Power Swing Blocking Releasing ...................................................................................... 3-62
3.6.9 Distance SOTF Protection ................................................................................................. 3-67
3.7 Optical Pilot Channel .................................................................................... 3-73

3.7.4 I/O Signals ......................................................................................................................... 3-79
3.7.5 Logic .................................................................................................................................. 3-79
3.7.6 Settings .............................................................................................................................. 3-80
3.8 Current Differential Protection ..................................................................... 3-80

3.8.4 I/O Signals ......................................................................................................................... 3-91
3.8.5 Logic .................................................................................................................................. 3-92
3.8.6 Settings .............................................................................................................................. 3-98

Date: 2014-03-05
3 Operation Theory
3.9 Current Direction......................................................................................... 3-100

3.9.1 General Application.......................................................................................................... 3-100
3.9.2 Function Description ........................................................................................................ 3-100
3.9.3 Function Block Diagram .................................................................................................. 3-105
3.9.4 I/O Signals ....................................................................................................................... 3-105
3.9.5 Settings ............................................................................................................................ 3-106
3.10 Phase Overcurrent Protection ................................................................. 3-106

3.10.1 General Application........................................................................................................ 3-106
3.10.2 Function Description ...................................................................................................... 3-106
3.10.3 Function Block Diagram ................................................................................................ 3-109
3.10.4 I/O Signals ..................................................................................................................... 3-109
3.10.5 Logic ...............................................................................................................................3-110
3.10.6 Settings ...........................................................................................................................3-110
3.11 Earth Fault Protection ................................................................................ 3-114

3.11.1 General Application .........................................................................................................3-114
3.11.2 Function Description .......................................................................................................3-114
3.11.3 Function Block Diagram ..................................................................................................3-116
3.11.4 I/O Signals .......................................................................................................................3-117
3.11.5 Logic ................................................................................................................................3-117
3.11.6 Settings ...........................................................................................................................3-118
3.12 Overcurrent Protection for VT Circuit Failure......................................... 3-122

3.12.3 I/O Signals ..................................................................................................................... 3-123
3.12.4 Logic .............................................................................................................................. 3-124
3.12.5 Settings .......................................................................................................................... 3-124
3.13 Residual Current SOTF Protection .......................................................... 3-125

PCS-931 Line Differential Relay 3-c

Date: 2014-03-05
3 Operation Theory
3.13.4 I/O Signals ..................................................................................................................... 3-125
3.13.5 Logic .............................................................................................................................. 3-126
3.13.6 Settings .......................................................................................................................... 3-126
3.14 Voltage Protection ..................................................................................... 3-126

3.14.1 Overvoltage Protection .................................................................................................. 3-127
3.14.2 Undervoltage Protection ................................................................................................ 3-133
3.15 Frequency Protection ............................................................................... 3-139

3.15.1 Overfrequency Protection .............................................................................................. 3-139
3.15.2 Underfrequency Protection ............................................................................................ 3-143
3.16 Breaker Failure Protection ....................................................................... 3-148

3.16.4 I/O Signals ..................................................................................................................... 3-150
3.16.5 Logic .............................................................................................................................. 3-151
3.16.6 Settings .......................................................................................................................... 3-152
3.17 Thermal Overload Protection ................................................................... 3-152

3.17.4 I/O Signals ..................................................................................................................... 3-154
3.17.5 Logic .............................................................................................................................. 3-155
3.17.6 Settings .......................................................................................................................... 3-156
3.18 Stub Overcurrent Protection .................................................................... 3-156

3.18.3 I/O Signals ..................................................................................................................... 3-157
3.18.4 Logic .............................................................................................................................. 3-158
3.18.5 Settings .......................................................................................................................... 3-158
3.19 Dead Zone Protection ............................................................................... 3-159
3-d PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
3.19.4 I/O Signal ....................................................................................................................... 3-159
3.19.5 Logic .............................................................................................................................. 3-160
3.19.6 Settings .......................................................................................................................... 3-160
3.20 Pole Discrepancy Protection .................................................................... 3-160

3.20.4 I/O Signals ..................................................................................................................... 3-161
3.20.5 Logic .............................................................................................................................. 3-161
3.20.6 Settings .......................................................................................................................... 3-162
3.21 Broken Conductor Protection .................................................................. 3-162

3.21.4 I/O Signals ..................................................................................................................... 3-163
3.21.5 Logic .............................................................................................................................. 3-164
3.21.6 Settings .......................................................................................................................... 3-164
3.22 Reverse Power Protection ........................................................................ 3-165

3.22.4 I/O Signals ..................................................................................................................... 3-166
3.22.5 Logic .............................................................................................................................. 3-167
3.22.6 Settings .......................................................................................................................... 3-168
3.23 Synchrocheck............................................................................................ 3-168

PCS-931 Line Differential Relay 3-e

Date: 2014-03-05
3 Operation Theory
3.23.4 I/O Signals ..................................................................................................................... 3-172
3.23.5 Logic .............................................................................................................................. 3-173
3.23.6 Settings .......................................................................................................................... 3-175
3.24 Automatic Reclosure ................................................................................ 3-176

3.24.4 I/O Signals ..................................................................................................................... 3-178
3.24.5 Logic .............................................................................................................................. 3-180
3.24.6 Settings .......................................................................................................................... 3-192
3.25 Transfer Trip .............................................................................................. 3-194

3.25.4 I/O Signals ..................................................................................................................... 3-194
3.25.5 Logic .............................................................................................................................. 3-195
3.25.6 Settings .......................................................................................................................... 3-195
3.26 Trip Logic ................................................................................................... 3-195

3.26.4 I/O Signals ..................................................................................................................... 3-196
3.26.5 Logic .............................................................................................................................. 3-197
3.26.6 Settings .......................................................................................................................... 3-201
3.27 VT Circuit Supervision .............................................................................. 3-201

3.27.4 I/O Signals ..................................................................................................................... 3-202
3-f PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
3.27.5 Logic .............................................................................................................................. 3-203
3.27.6 Settings .......................................................................................................................... 3-204
3.28 CT Circuit Supervision ............................................................................. 3-204

3.28.4 I/O Signals ..................................................................................................................... 3-205
3.28.5 Logic .............................................................................................................................. 3-205
3.29 Control and Synchrocheck for Manual Closing ..................................... 3-205

3.29.4 I/O Signals ..................................................................................................................... 3-212
3.29.5 Settings .......................................................................................................................... 3-213
3.30 Faulty Phase Selection ............................................................................. 3-215

3.30.4 I/O Signals ..................................................................................................................... 3-217
3.31 Fault Location............................................................................................ 3-218

3.31.1 Application...................................................................................................................... 3-218
3.31.4 I/O Signals ..................................................................................................................... 3-221
List of Figures
Figure 3.3-1 Logic diagram of CB position supervision ......................................................... 3-4
Figure 3.3-2 Logic diagram of trip&closing circuit supervision ............................................ 3-5
Figure 3.4-1 Flow chart of protection program ........................................................................ 3-8
Figure 3.4-2 Logic diagram of fault detector ............................................................................ 3-9
PCS-931 Line Differential Relay 3-g

Date: 2014-03-05
3 Operation Theory
Figure 3.5-1 Logic diagram of auxiliary element.................................................................... 3-19
Figure 3.6-1 Protected reach of distance protection for each zone .................................... 3-22
Figure 3.6-2 Operating time of single-phase fault (50Hz, SIR=1) ......................................... 3-23
Figure 3.6-3 Operating time of single-phase fault (60Hz, SIR=1) ......................................... 3-24
Figure 3.6-4 Operating time of two-phase fault (50Hz, SIR=1) ............................................. 3-24
Figure 3.6-5 Operating time of two-phase fault (60Hz, SIR=1) ............................................. 3-25
Figure 3.6-6 Operating time of three-phase fault (50Hz, SIR=1) ........................................... 3-25
Figure 3.6-7 Operating time of three-phase fault (60Hz, SIR=1) ........................................... 3-26
Figure 3.6-8 Operating time of single-phase fault (50Hz, SIR=30) ....................................... 3-26
Figure 3.6-9 Operating time of single-phase fault (60Hz, SIR=30) ....................................... 3-27
Figure 3.6-10 Operating time of two-phase fault (50Hz, SIR=30) ......................................... 3-27
Figure 3.6-11 Operating time of two-phase fault (60Hz, SIR=30).......................................... 3-28
Figure 3.6-12 Operating time of three-phase fault (50Hz, SIR=30) ....................................... 3-28
Figure 3.6-13 Operating time of three-phase fault (60Hz, SIR=30) ....................................... 3-29
Figure 3.6-14 Operation characteristic for forward fault....................................................... 3-30
Figure 3.6-15 Operation characteristic for reverse fault ....................................................... 3-31
Figure 3.6-16 Logic diagram of DPFC distance protection................................................... 3-32
Figure 3.6-17 Distance element with load trapezoid.............................................................. 3-33
Figure 3.6-18 Phase-to-ground operation characteristic for forward fault ......................... 3-35
Figure 3.6-19 Phase-to-phase operation characteristic for forward fault ........................... 3-36
Figure 3.6-20 Operation characteristic for reverse fault ....................................................... 3-38
Figure 3.6-21 Steady-state characteristic of three-phase short-circuit fault ...................... 3-38
Figure 3.6-22 Operation characteristic of three-phase close up short-circuit fault........... 3-39
Figure 3.6-23 Shift impedance characteristic of zone 1 and zone 2 .................................... 3-40
Figure 3.6-24 Operation characteristic of reverse Z4 distance protection ......................... 3-41
Figure 3.6-25 Logic diagram of enabling distance protection (Mho)................................... 3-43
Figure 3.6-26 Logic diagram of distance protection (Mho zone 1) ...................................... 3-43
3-h PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
Figure 3.6-30 Quadrilateral forward distance element characteristics ............................... 3-50
Figure 3.6-31 Quadrilateral reverse distance element characteristic .................................. 3-51
Figure 3.6-32 Logic diagram of enabling distance protection (Quad) ................................. 3-53
Figure 3.6-33 Logic diagram of distance protection (Quad zone 1) .................................... 3-53
Figure 3.6-37 Logic diagram of power swing detection ........................................................ 3-61
Figure 3.6-38 Logic diagram of PSBR ..................................................................................... 3-66
Figure 3.6-39 Logic diagram of enabling distance SOTF protection ................................... 3-68
Figure 3.6-40 Logic diagram of distance SOTF protection by manual closing signal ...... 3-69
Figure 3.6-41 Logic diagram of distance SOTF protection by 1-pole or 3-pole AR ........... 3-70
Figure 3.6-42 Logic diagram of distance SOTF protection by PD condition ...................... 3-71
Figure 3.7-1 Direct optical link up to 2km with 850nm .......................................................... 3-74
Figure 3.7-2 Direct optical link up to 40km with 1310nm or up to 100km with 1550nm .... 3-74
Figure 3.7-3 Connect to a communication network via communication convertor........... 3-74
Figure 3.7-4 Connect to a communication network via MUX-64 .......................................... 3-75
Figure 3.7-5 Connect to a communication network via MUX-2M ......................................... 3-75
Figure 3.7-6 Schematic diagram of communication channel time ...................................... 3-77
Figure 3.7-7 Logic diagram of receiving signal n .................................................................. 3-79
Figure 3.8-1 Operation characteristic of DPFC current differential element ...................... 3-82
Figure 3.8-2 Operation characteristic of DPFC current differential element ...................... 3-83
Figure 3.8-3 Operation characteristic of steady-state current differential element ........... 3-84
Figure 3.8-4 Operation characteristic of steady-state current differential element ........... 3-85
Figure 3.8-5 Operation characteristic of neutral current differential element .................... 3-86
Figure 3.8-6 ∏ equivalent circuit ........................................................................................... 3-87
Figure 3.8-7 Equivalent circuit of shunt reactor .................................................................... 3-88
Figure 3.8-8 Relation between CT saturation differential current and restraint current ... 3-89
Figure 3.9-1 Line fault description ......................................................................................... 3-100
Figure 3.9-2 Vector diagram of current and voltage ............................................................ 3-101
PCS-931 Line Differential Relay 3-i

Date: 2014-03-05
3 Operation Theory
Figure 3.9-3 Vector diagram of zero-sequence power ........................................................ 3-103
Figure 3.10-1 Logic diagram of phase overcurrent protection .......................................... 3-110
Figure 3.11-1 Logic diagram of earth fault protection ......................................................... 3-117
Figure 3.12-1 Logic diagram of overcurrent protection for VT circuit failure................... 3-124
Figure 3.13-1 Logic diagram of residual current SOTF protection .................................... 3-126
Figure 3.14-1 Logic diagram of stage x of overvoltage protection .................................... 3-131
Figure 3.14-2 Blocking logic of undervoltage protection ................................................... 3-137
Figure 3.14-3 Logic diagram of stage x of undervoltage protection ................................. 3-137
Figure 3.15-1 Logic diagram of overfrequency protection (stage 1) ................................. 3-140
Figure 3.15-5 Logic diagram of overfrequency protection (start) ...................................... 3-142
Figure 3.15-6 Logic diagram of underfrequency protection (stag1) .................................. 3-145
Figure 3.15-10 Logic diagram of underfrequency protection (start) ................................. 3-147
Figure 3.16-1 Logic diagram of breaker failure protection ................................................. 3-151
Figure 3.17-1 Characteristic curve of the thermal overload model ................................... 3-154
Figure 3.17-2 Logic diagram of thermal overload protection (stage 1) ............................. 3-155
Figure 3.17-3 Logic diagram of thermal overload protection (stage 2) ............................. 3-155
Figure 3.18-1 3/2 breakers arrangement ............................................................................... 3-157
Figure 3.18-2 Logic diagram of stub overcurrent protection ............................................. 3-158
Figure 3.19-1 Dead zone protection ...................................................................................... 3-160
Figure 3.20-1 Logic diagram of pole discrepancy protection............................................. 3-162
Figure 3.21-1 Logic diagram of broken conductor protection ........................................... 3-164
Figure 3.22-1 Logic diagram of stage 1 of reverse power protection................................ 3-167
Figure 3.22-2 Logic diagram of stage 2 of reverse power protection................................ 3-167
Figure 3.23-1 Relationship between reference voltage and synchronism voltage .......... 3-169
3-j PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
Figure 3.23-2 Line voltage circuit failure supervision logic ............................................... 3-170
Figure 3.23-3 Bus Voltage Circuit Failure Supervision logic .............................................. 3-171
Figure 3.23-4 Synchronism check ......................................................................................... 3-174
Figure 3.23-5 Dead charge check logic ................................................................................. 3-174
Figure 3.23-6 Synchrocheck logic ......................................................................................... 3-175
Figure 3.24-1 Logic diagram of AR block ............................................................................. 3-181
Figure 3.24-2 Logic diagram of AR ready ............................................................................. 3-182
Figure 3.24-3 Logic diagram of tripping condition output .................................................. 3-183
Figure 3.24-4 Single-phase tripping initiating AR ................................................................ 3-184
Figure 3.24-5 Three-phase tripping initiating AR ................................................................. 3-184
Figure 3.24-6 1-pole AR initiation .......................................................................................... 3-185
Figure 3.24-7 3-pole AR initiation .......................................................................................... 3-185
Figure 3.24-8 One-shot AR ..................................................................................................... 3-186
Figure 3.24-9 Extra time delay of AR ..................................................................................... 3-186
Figure 3.24-10 Reclosing output logic .................................................................................. 3-187
Figure 3.24-11 Wait toslave signal ......................................................................................... 3-187
Figure 3.24-12 Reclosing failure and success ..................................................................... 3-188
Figure 3.24-13 Single-phase transient fault .......................................................................... 3-191
Figure 3.24-14 Single-phase permanent fault ([79.N_Rcls]=2) ........................................... 3-191
Figure 3.25-1 Logic diagram of transfer trip......................................................................... 3-195
Figure 3.26-1 Tripping logic.................................................................................................... 3-199
Figure 3.26-2 Breaker failure initiation logic ........................................................................ 3-199
Figure 3.26-3 Blocking AR logic ............................................................................................ 3-200
Figure 3.27-1 Logic of VT circuit supervision ...................................................................... 3-203
Figure 3.27-2 Logic of VT neutral point supervision ........................................................... 3-203
Figure 3.28-1 Logic diagram of CT circuit failure ................................................................ 3-205
Figure 3.29-1 Logic diagram of closing primary equipment .............................................. 3-207
Figure 3.29-2 Logic diagram of open primary equipment................................................... 3-208
Figure 3.29-3 Configuration page of control output 01 (default configration) ................. 3-209
Figure 3.29-4 Configuration page of control output 02 (default configration) ................. 3-210
PCS-931 Line Differential Relay 3-k

Date: 2014-03-05
3 Operation Theory
Figure 3.30-1 The region of faulty phase selection ............................................................. 3-217
Figure 3.31-1 Equivalent sequence network ........................................................................ 3-219
List of Tables
Table 3.1-1 System parameters .................................................................................................. 3-1
Table 3.2-1 Line parameters ....................................................................................................... 3-2
Table 3.3-1 I/O signals of CB position supervision.................................................................. 3-4
Table 3.3-2 Internal settings of CB position supervision ........................................................ 3-5
Table 3.4-1 I/O signals of fault detector .................................................................................... 3-9
Table 3.4-2 Settings of fault detector ...................................................................................... 3-10
Table 3.5-1 I/O signals of auxiliary element ............................................................................ 3-14
Table 3.5-2 Settings of auxiliary element ................................................................................ 3-19
Table 3.6-1 I/O signals of DPFC distance protection ............................................................. 3-32
Table 3.6-2 Settings of DPFC distance protection ................................................................. 3-33
Table 3.6-3 I/O signals of load encroachment ........................................................................ 3-34
Table 3.6-4 Settings of load encroachment ............................................................................ 3-34
Table 3.6-5 I/O signals of distance protection (Mho) ............................................................. 3-42
Table 3.6-6 Settings of distance protection (Mho) ................................................................. 3-47
Table 3.6-7 I/O signals of distance protection (Quad) ........................................................... 3-52
Table 3.6-8 Settings of distance protection (Quad) ............................................................... 3-56
Table 3.6-9 I/O signals of power swing detection .................................................................. 3-61
Table 3.6-10 Settings of power swing detection .................................................................... 3-61
Table 3.6-11 I/O signals of PSBR.............................................................................................. 3-65
Table 3.6-12 Settings of PSBR ................................................................................................. 3-66
Table 3.6-13 I/O signals of distance SOTF protection ........................................................... 3-68
Table 3.6-14 Settings of distance SOTF protection ............................................................... 3-71
Table 3.6-15 Internal settings of distance SOTF protection ................................................. 3-73
Table 3.7-1 I/O signals of pilot channel ................................................................................... 3-79
Table 3.7-2 Settings of pilot channel ....................................................................................... 3-80
Table 3.8-1 I/O signals of current differential protection ...................................................... 3-91
3-l PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
Table 3.8-2 Settings of current differential protection .......................................................... 3-98
Table 3.9-1 Direction description ........................................................................................... 3-102
Table 3.9-2 I/O signals of current direction........................................................................... 3-105
Table 3.9-3 Settings of current direction............................................................................... 3-106
Table 3.10-1 Inverse-time curve parameters......................................................................... 3-108
Table 3.10-2 I/O signals of phase overcurrent protection ................................................... 3-109
Table 3.10-3 Settings of phase overcurrent protection ....................................................... 3-110
Table 3.11-1 Inverse-time curve parameters ......................................................................... 3-116
Table 3.11-2 I/O signals of earth fault protection ................................................................. 3-117
Table 3.11-3 Settings of earth fault protection ..................................................................... 3-118
Table 3.12-1 I/O signals of overcurrent protection for VT circuit failure ........................... 3-123
Table 3.12-2 Settings of overcurrent protection for VT circuit failure ............................... 3-124
Table 3.13-1 I/O signals of residual SOTF protection .......................................................... 3-125
Table 3.13-2 Settings of residual current SOTF protection ................................................ 3-126
Table 3.14-1 Inverse-time curve parameters......................................................................... 3-129
Table 3.14-2 I/O signals of overvoltage protection .............................................................. 3-130
Table 3.14-3 Settings of overvoltage protection .................................................................. 3-131
Table 3.14-4 Inverse-time curve parameters of phase undervoltage protection .............. 3-135
Table 3.14-5 I/O signals of undervoltage protection ............................................................ 3-136
Table 3.14-6 Settings of undervoltage protection ................................................................ 3-138
Table 3.15-1 I/O signals of overfrequency protection.......................................................... 3-140
Table 3.15-2 Settings of overfrequency protection.............................................................. 3-142
Table 3.15-3 I/O signals of underfrequency protection ....................................................... 3-144
Table 3.15-4 Settings of underfrequency protection ........................................................... 3-147
Table 3.16-1 I/O signals of breaker failure protection.......................................................... 3-150
Table 3.16-2 Settings of breaker failure protection.............................................................. 3-152
Table 3.17-1 I/O signals of thermal overload protection ..................................................... 3-154
Table 3.17-2 Settings of thermal overload protection ......................................................... 3-156
Table 3.18-1 I/O signals of stub overcurrent protection ...................................................... 3-157
Table 3.18-2 Settings of stub overcurrent protection .......................................................... 3-158
PCS-931 Line Differential Relay 3-m

Date: 2014-03-05
3 Operation Theory
Table 3.19-1 I/O signals of dead zone protection ................................................................. 3-159
Table 3.19-2 Settings of dead zone protection ..................................................................... 3-160
Table 3.20-1 I/O signals of pole discrepancy protection ..................................................... 3-161
Table 3.20-2 Settings of pole discrepancy protection ......................................................... 3-162
Table 3.21-1 I/O signals of broken conductor protection .................................................... 3-163
Table 3.21-2 Settings of broken conductor protection ........................................................ 3-164
Table 3.22-1 I/O signals of reverse power protection .......................................................... 3-166
Table 3.22-2 Settings of broken conductor protection ........................................................ 3-168
Table 3.23-1 I/O signals of synchrocheck ............................................................................. 3-172
Table 3.23-2 Settings of synchrocheck ................................................................................. 3-175
Table 3.24-1 I/O signals of auto-reclosing ............................................................................ 3-178
Table 3.24-2 Reclosing number.............................................................................................. 3-190
Table 3.24-3 Settings of auto-reclosing ................................................................................ 3-192
Table 3.25-1 I/O signals of transfer trip ................................................................................. 3-194
Table 3.25-2 Settings of Transfer trip .................................................................................... 3-195
Table 3.26-1 I/O signals of trip logic ...................................................................................... 3-196
Table 3.26-2 Settings of trip logic .......................................................................................... 3-201
Table 3.27-1 I/O signals of VT circuit supervision ............................................................... 3-202
Table 3.27-2 VTS Settings ....................................................................................................... 3-204
Table 3.28-1 I/O signals of CT circuit supervision ............................................................... 3-205
Table 3.29-1 I/O signals of control ......................................................................................... 3-212
Table 3.29-2 Control Settings ................................................................................................. 3-213
Table 3.29-3 Synchrocheck Settings ..................................................................................... 3-214
Table 3.30-1 Relation between ΔUOΦMAX and faulty phase.............................................. 3-216
Table 3.30-2 I/O signals of faulty phase selection ............................................................... 3-217
Table 3.31-1 I/O signals of fault location ............................................................................... 3-221
3-n PCS-931 Line Differential Relay

Date: 2014-03-05
3 Operation Theory
3.1 System Parameters
3.1.1 General Application

The device performs various protection functions by respective algorithms with the information
(currents and voltages) acquired from primary system through current transformer and voltage
transformer, so it is important to configure analog input channels correctly.
Further to correct configuration of analog input channels, other protected system information, such
as the parameters of voltage transformer and current transformer are also required.
3.1.2 Function Description
The device generally considers transmission line as its protected object, current flows from busbar
to line is considered as the forward direction.
3.1.3 Settings
Table 3.1-1 System parameters
No. Name Range Step Unit Remark

1 Active_Grp 1~10 1 Active setting group
2 Opt_SysFreq 50 or 60 Hz System frequency
3 PrimaryEquip_Name The name of primary equipment
Primary rated value of VT (phase to
4 U1n 33.00~65500.00 0.01 kV
phase)
Secondary rated value of VT (phase to
5 U2n 80.00~220.00 0.01 V
phase)
6 I1n 100~65500 1 A Primary rated value of CT
7 I2n 1 or 5 A Secondary rated value of CT
Frequency upper limit setting
The device will issue an alarm
8 f_High_FreqAlm 50~65 1 Hz
[Alm_Freq], when system frequency is
higher than the setting.
Frequency lower limit setting
The device will issue an alarm
9 f_Low_FreqAlm 45~60 1 Hz
[Alm_Freq], when system frequency is
lower than the setting.
3.2 Line Parameters

When the device equips with line protection functions, line parameters of protected line are
required, especially for fault location, precise line parameters are the basic criterion for accurate
fault location.

Date: 2014-03-05
3 Operation Theory

Line parameters mainly include positive-sequence reactance, positive-sequence resistance,
zero-sequence reactance, zero-sequence resistance, mutual zero-sequence reactance, mutual
zero-sequence resistance and line length.
The positive-sequence reactance, zero-sequence reactance, positive-sequence resistance and

zero-sequence resistance are the reactance and resistance value of the whole line. In general, the
device locates the fault through calculating the impedance value from the location of the device to
fault point.
3.2.3 Settings
Table 3.2-1 Line parameters

Positive-sequence reactance of the whole
1 X1L (0.000~4Unn)/In 0.001 ohm
line (secondary value)
Positive-sequence resistance of the whole
2 R1L (0.000~4Unn)/In 0.001 ohm
line (secondary value)
Zero-sequence reactance of the whole line
3 X0L (0.000~4Unn)/In 0.001 ohm
(secondary value)
Zero-sequence resistance of the whole line
4 R0L (0.000~4Unn)/In 0.010 ohm
(secondary value)
Zero-sequence mutual reactance
5 X0M (0.000~4Unn)/In 0.001 ohm
(secondary value)
Zero-sequence mutual resistance of the
6 R0M (0.000~4Unn)/In 0.01 ohm
whole line (secondary value)
7 LineLength 0.00~655.35 0.01 km Total length of the whole line
Phase angle of line positive-sequence
8 phi1_Reach 30.00~89.00 0.01 Deg
impedance
Real component of zero-sequence
9 Real_K0 -4.000~4.000 0.001
compensation coefficient
Imaginary component of zero-sequence
10 Imag_K0 -4.000~4.000 0.001
3.3 Circuit Breaker Position Supervision

The status of circuit breaker (CB) position is applied for protection and control functions in this
device, such as, SOTF protection, auto-reclose and VT circuit supervision, etc. The status of CB
position can be applied as input signals for other features configured by user.

The signal reflecting CB position is acquired via opto-coupler with settable delay pickup and
dropoff, and forms digital signal used by protection functions. CB position can reflect the status of
each phase by means of phase-segregated inputs.
In order to prevent that wrong status of CB position is input into the device via binary input,

Date: 2014-03-05
3 Operation Theory
appropriate monitor method is used to check the rationality of the binary input. When the binary
input of CB open position is detected, the status of CB position will be thought as incorrect and an
alarm [Alm_52b] will be issued if there is current detected in the line.
Together with the status of circuit breaker and the information of external circuit, this function can
be used to supervise control circuit of circuit breaker.
External manual closing binary input (ManCls) is only used for SOTF logic application, the control
of circuit breaker (CB) closing or opening should refer to section 3.29 (Control and Synchrocheck
for Manual Closing).
3.3.3 Function Block Diagram
1. For phase-segregated circuit breaker
CB Position Supervision
52b_PhA Alm_52b
52b_PhB
52b_PhC
ManCls
2. For non-phase segregated circuit breaker
CB Position Supervision
52b Alm_52b
ManCls
3. Trip&closing circuit supervision (TCCS)
TCCS
52a TCCS.Alm
52b
TCCS.Input
ManCls
TCCS will be disabled automatically when it is used for phase-segregated circuit breaker.

Date: 2014-03-05
3 Operation Theory
3.3.4 I/O Signals

Table 3.3-1 I/O signals of CB position supervision
No. Input Signal Description

1 52b_PhA Normally closed contact of A-phase of circuit breaker
2 52b_PhB Normally closed contact of B-phase of circuit breaker
3 52b_PhC Normally closed contact of C-phase of circuit breaker
4 ManCls External manual closing binary input, it is only applied to SOTF logic
5 52b Normally closed contact of three-phase of circuit breaker
6 52a Normally open contact of three-phase of circuit breaker
Control circuit failure (normally closed contact and normally open contact of
7 TCCS.Input three-phase circuit breaker are all de-energized due to DC power loss of control
circuit)
No. Output Signal Description
1 Alm_52b CB position is abnormal
2 TCCS.Alm Control circuit of circuit breaker is abnormal
Note!
The signal [52a] only take effect in the tripping/closing circuit supervision and not affect
any protection function. Only if tripping/closing circuit supervision is configured, this signal
needs to be connected to the device.
3.3.5 Logic
BI [52b_PhA] >=1
&
&
BI [52b_PhB] >=1
& &
BI [52b_PhC] >=1 >=1

&
BI [52b]
&
SIG Ia>I_Line
>=1
& >=1 10s 10s Alm_52b
SIG Ib>I_Line
&
SIG Ic>I_Line
Figure 3.3-1 Logic diagram of CB position supervision

Date: 2014-03-05
3 Operation Theory
BI [52a] >=1
>=1
BI [52b] [TCCS.t_DPU] [TCCS.t_DDO] TCCS.Alm
BI [TCCS.Input]
Figure 3.3-2 Logic diagram of trip&closing circuit supervision
I_Line is threshold value used to determine whether line is on-load or no-load. Default value
0.06In.
3.3.6 Settings
Table 3.3-2 Internal settings of CB position supervision
No. Name Default Value Unit Remark

1 TCCS.t_DPU 0.5 s Pickup delay time of control circuit failure alarm
2 TCCS.t_DDO 0.5 s Dropoff delay time of control circuit failure alarm
3.4 Fault Detector (FD)

3.4.1 Application
The device has one DSP module with fault detector DSP and protection DSP for fault detector and
protection calculation respectively. Protection DSP with protection fault detector element is
responsible for calculation of protection elements, and fault detector DSP is responsible to
determine fault appearance on the protected power system. Fault detector in fault detector DSP
picks up to provide positive supply to output relays. The output relays can only operate when both
the fault detector in fault detector DSP and a protection element operate simultaneously.
Otherwise, the output relays would not operate. An alarm message will be issued with blocking
outputs if a protection element operates while the fault detector does not operate.
3.4.2 Fault Detector in Fault Detector DSP
Main part of FD is DPFC current detector element that detects the change of phase-to-phase
power frequency current, and residual current fault detector element that calculates the vector
sum of 3 phase currents as supplementary. They are continuously calculating the analog input
signals.
The FD pickup condition in this device includes:
1. Pickup condition 1: DPFC current is greater than the setting value
2. Pickup condition 2: Residual current is greater than the setting value
3. Pickup condition 3: Phase voltage or phase-to-phase voltage is greater than the voltage
setting of overvoltage protection
4. Pickup condition 4: Circuit breaker position discrepancy

Date: 2014-03-05
3 Operation Theory
Pickup condition 3 and 4 are only available when respective protection elements are enabled.
If any of the above conditions is complied, the FD will operate to activate the output circuit
providing DC power supply to the output relays.
DPFC current fault detector element (pickup condition 1) and residual current fault detector
element (pickup condition 2) are always enabled, and all protection functions are permitted to
operate when they operate.
3.4.2.1 Fault Detector Based on DPFC Current (pickup condition 1)
DPFC phase-to-phase current is obtained by subtracting the phase-to-phase current from that of a
cycle before.
I(k) is the sampling value at a point.
I(k-24) is the value of a sampling point before a cycle, 24 is the sampling points in one cycle.
200
100
-100
-200
0 20 40 60 80 100 120
Original Current
100
50
-50
-100
0 20 40 60 80 100 120
DPFC current
From above figures, it is concluded that DPFC can reflect the sudden change of current at the
initial stage of a fault and has a perfect performance of fault detection.
It is used to determine whether this pickup condition is met according to Equation 3.4-1.
For multi-phase short-circuit fault, the DPFC phase-to-phase current has high sensitivity to ensure
the pickup of protection device. For usual single phase to earth fault, it also has sufficient
sensitivity to pick up except the earth fault with very large fault resistance. Under this condition the
DPFC current is relative small, however, residual current is also used to judge pickup condition
(pickup condition 2).
This element adopts adaptive floating threshold varied with the change of load current
continuously. The change of load current is small and steadily under normal or power swing

Date: 2014-03-05
3 Operation Theory
condition, the adaptive floating threshold with the ΔI Set is higher than the change of current under
these conditions and hence maintains the element stability.
The criterion is:
ΔIΦΦMAX>1.25ΔITh+ΔISet Equation 3.4-1
Where:
ΔIΦΦMAX: The maximum half-wave integration value of phase-to-phase current (ΦΦ=AB, BC, CA)
ΔISet: The fixed threshold value (i.e. the setting [FD.DPFC.I_Set])
ΔITh: The floating threshold value
The coefficient, 1.25, is an empirical value which ensures the threshold always higher than the
unbalance output value of the system.
If operating condition is met, DPFC current element will pickup and trigger FD to provide DC power
supply for output relays, the FD operation signal will maintain 7 seconds after DPFC current
element drops off.
3.4.2.2 Fault Detector Based on Residual Current (pickup condition 2)
This pickup condition will be met when 3I0 is greater than the setting [FD.ROC.3I0_Set].
Where:
3I0: residual current calculates from the vector sum of Ia, Ib and Ic
When residual current FD element operates and lasts for longer than 10 seconds, an alarm
[Alm_Pkp_I0] will be issued.
If operating condition is met, the residual current FD element will pickup and trigger FD to provide
DC power supply for output relay, and pickup signal will be kept for 7 seconds after the residual
current FD element drops off.
3.4.2.3 Fault Detector Based on Overvoltage (pickup condition 3)
Overvoltage fault detector will be automatically effective when overvoltage protection is enabled.
If the logic setting [59Px.Opt_1P/3P] is set as “1” (x=1 or 2), i.e. the protective device adopts
1-out-of-3 mode, when any phase voltage is greater than the setting [59Px.U_Set] (x=1 or 2), the
overvoltage fault detector element will pickup and trigger FD to provide DC power supply for
output relays, the FD operation signal will maintain 7 seconds after overvoltage fault detector
element drops off.
If the logic setting [59Px.Opt_1P/3P] is set as “0” (x=1 or 2), i.e. the protective device adopts
3-out-of-3 mode, when all three phase voltages are greater than the setting [59Px.U_Set] (x=1 or
2), the overvoltage fault detector element will pickup and trigger FD to provide DC power supply
for output relays, the FD operation signal will maintain 7 seconds after overvoltage fault detector
element drops off.

Date: 2014-03-05
3 Operation Theory
3.4.2.4 Fault Detector Based on Circuit Breaker Position Discrepancy (pickup condition 4)
When pole discrepancy protection is enabled, i.e. the logic setting [62PD.En] is set as “1”, and if
three phases of circuit breaker are not in the same status, pole discrepancy FD element will
operate to provide DC power supply for output relays, and pickup signal will maintain 7 seconds
after pole discrepancy FD element drops out.
3.4.3 Protection Fault Detector in Protection Calculation DSP

The protection device is running either of the two programs: one is “Regular program” for normal
state, and the other is “Fault calculation program” after protection fault detector picks up.
Under the normal state, the protection device will perform the following tasks:
1. Calculate analog quantity
2. Read binary input
3. Hardware self-check
4. Circuit breaker position supervision
5. Analog quantity input supervision
6. Channel supervision
Once the protection fault detector element in protection calculation DSP picks up, the protection
device will switch to fault calculation program, for example the calculation of distance protection,
and to determine logic. If the fault is within the protected zone, the protection device will send
tripping command.
The protection program flow chart is shown as Figure 3.4-1.
Main program
Sampling program
No Yes
Pickup?
Regular program Fault calculation program
Figure 3.4-1 Flow chart of protection program
The protection FD pickup conditions are the same as the FD in fault detector DSP as shown below.
The operation criteria for the conditions are also the same as that in fault detector DSP. Please

Date: 2014-03-05
3 Operation Theory
refer to section 3.4.2 for details.
1. Pickup condition 1: DPFC current is greater than the setting value
2. Pickup condition 2: Residual current is greater than the setting value
3. Pickup condition 3: Phase voltage or phase-to-phase voltage is greater than the setting value
4. Pickup condition 4: Circuit breaker position discrepancy
When any pickup condition mentioned above is met, the protection device will go to fault
calculation state.
Pickup condition 3 and 4 are not common fault detector elements, only used for respective
protection element. Please refer to section 3.14.1 and section 3.19 for details.
FD
FD.Pkp
FD.DPFC.Pkp
FD.ROC.Pkp
3.4.5 I/O Signals

Table 3.4-1 I/O signals of fault detector

1 FD.Pkp The device picks up
2 FD.DPFC.Pkp DPFC current fault detector element operates.
3 FD.ROC.Pkp Residual current fault detector element operates.
3.4.6 Logic
SIG Ia Calculate DPFC phase-to-phase current:
SIG Ib ΔIab>[FD.DPFC.I_Set]
ΔIab=Δ(Ia-Ib) >=1
SIG Ic ΔIbc=Δ(Ib-Ic) ΔIbc>[FD.DPFC.I_Set] FD.DPFC.Pkp
ΔIca=Δ(Ic-Ia)
ΔIca>[FD.DPFC.I_Set] >=1
0s 7s FD.Pkp
Calculate residual current:
3I0=Ia+Ib+Ic 3I0>[FD.ROC.3I0_Set] FD.ROC.Pkp
Figure 3.4-2 Logic diagram of fault detector

Date: 2014-03-05
3 Operation Theory
3.4.7 Settings
Table 3.4-2 Settings of fault detector

Current setting of DPFC current fault
1 FD.DPFC.I_Set (0.050~30.000)×In 0.001 A
detector element
Current setting of residual current fault
2 FD.ROC.3I0_Set (0.050~30.000)×In 0.001 A
detector element
3.5 Auxiliary Element

Auxiliary element (AuxE) is mainly used to program logics to meet users’ applications or further
improve operating reliability of protection elements. Reliability of protective elements (such as
distance element or current differential element) is assured, auxiliary element is usually not
required to configure. Auxiliary elements including current change auxiliary element (AuxE.OCD),
residual current auxiliary element (AuxE.ROC), phase current auxiliary element (AuxE.OC),
voltage change auxiliary element (AuxE.UVD), phase under voltage auxiliary element (AuxE.UVG),
phase-to-phase under voltage auxiliary element (AuxE.UVS) and residual voltage auxiliary
element (AuxE.ROV), and they can be enabled or disabled by corresponding logic setting or
binary inputs. Users can configure them according to applications via PCS-Explorer software.
1. Current change auxiliary element AuxE.OCD
It shares DPFC current element of DPFC fault detector. If DPFC fault detector operates
(FD.DPFC.Pkp=1) and current change auxiliary element is enabled, current change auxiliary
element operates.
2. Residual current auxiliary element AuxE.ROC
There are 3 stages for residual current auxiliary element (AuxE.ROC1, AuxE.ROC2 and
AuxE.ROC3). Each residual current auxiliary element will operate instantly if calculated residual
current amplitude is larger than corresponding current setting
The criteria are:
AuxE.ROC1: 3I0>[AuxE.ROC1.3I0_Set]
Where:
3I0: The calculated residual current
3. Phase current auxiliary element AuxE.OC

Date: 2014-03-05
3 Operation Theory
There are 3 stages for phase current auxiliary element (AuxE.OC1, AuxE.OC2 and AuxE.OC3).
Each phase current auxiliary element will operate instantly if phase current amplitude is larger than
corresponding current setting.
The criteria are:
AuxE.OC1: IΦMAX>[AuxE.OC1.I_Set]
Where:
IΦMAX: The maximum phase current among three phases
4. Voltage change auxiliary element AuxE.UVD
AuxE.UVD is based on phase-to-ground voltage change measured in all three phases.
The criterion is:
ΔUΦMAX>[AuxE.UVD.U_Set]
Where:
ΔUΦMAX: The maximum phase-to-ground voltage change among three phases
5. Phase under voltage auxiliary element AuxE.UVG
AuxE.UVG will operate instantly if any phase-to-ground voltage is lower than corresponding
voltage setting.
The criterion is:
UΦMIN<[ AuxE.UVG.U_Set]
Where:
UΦMIN: The minimum value among three phase-to-ground voltages
6. Phase-to-phase under voltage auxiliary element AuxE.UVS
AuxE.UVS will operate instantly if any phase-to-phase voltage is lower than corresponding voltage
setting.
The criterion is:
UΦΦMIN<[ AuxE.UVS.U_Set]
Where:
UΦΦMIN: The minimum value among three phase-to-phase voltages
7. Residual voltage auxiliary element AuxE.ROV
AuxE.ROV will operate instantly if calculated residual voltage is larger than corresponding voltage

Date: 2014-03-05
3 Operation Theory
setting.
The criterion is:
3U0>[ AuxE.ROV.3U0_Set]
Where:
3U0: The calculated residual voltage

Date: 2014-03-05
3 Operation Theory
AuxE
AuxE.OCD.En AuxE.St
AuxE.OCD.Blk AuxE.OCD.St_Ext
AuxE.ROCx.En AuxE.OCD.On
AuxE.ROCx.Blk AuxE.ROCx.St
AuxE.OCx.En AuxE.ROCx.On
AuxE.OCx.Blk AuxE.OCx.St
AuxE.UVD.En AuxE.OCx.StA
AuxE.UVD.Blk AuxE.OCx.StB
AuxE.UVG.En AuxE.OCx.StC
AuxE.UVG.Blk AuxE.OCx.On
AuxE.UVS.En AuxE.UVD.St
AuxE.UVS.Blk AuxE.UVD.St_Ext
AuxE.ROV.En AuxE.UVD.On
AuxE.ROV.Blk AuxE.UVG.St
AuxE.UVG.StA
AuxE.UVG.StB
AuxE.UVG.StC
AuxE.UVG.On
AuxE.UVS.St
AuxE.UVS.StAB
AuxE.UVS.StBC
AuxE.UVS.StCA
AuxE.UVS.On
AuxE.ROV.St
AuxE.ROV.On
Where:
x can be 1, 2 or 3

Date: 2014-03-05
3 Operation Theory
3.5.4 I/O Signals

Table 3.5-1 I/O signals of auxiliary element

Current change auxiliary element enabling input, it is triggered from binary input or
1 AuxE.OCD.En
programmable logic etc.
Current change auxiliary element blocking input, it is triggered from binary input or
2 AuxE.OCD.Blk
Stage 1 of residual current auxiliary element enabling input, it is triggered from
3 AuxE.ROC1.En
binary input or programmable logic etc.
Stage 1 of residual current auxiliary element blocking input, it is triggered from
4 AuxE.ROC1.Blk
5 AuxE.ROC2.En
6 AuxE.ROC2.Blk
7 AuxE.ROC3.En
8 AuxE.ROC3.Blk
Stage 1 of phase current auxiliary element enabling input, it is triggered from
9 AuxE.OC1.En
Stage 1 of phase current auxiliary element blocking input, it is triggered from
10 AuxE.OC1.Blk
11 AuxE.OC2.En
12 AuxE.OC2.Blk
13 AuxE.OC3.En
14 AuxE.OC3.Blk
Voltage change auxiliary element enabling input, it is triggered from binary input or
15 AuxE.UVD.En
Voltage change auxiliary element blocking input, it is triggered from binary input or
16 AuxE.UVD.Blk
Phase-to-ground under voltage auxiliary element enabling input, it is triggered
17 AuxE.UVG.En
from binary input or programmable logic etc.
Phase-to-ground under voltage auxiliary element blocking input, it is triggered
18 AuxE.UVG.Blk
Phase-to-phase under voltage auxiliary element enabling input, it is triggered from
19 AuxE.UVS.En
20 AuxE.UVS.Blk Phase-to-phase under voltage auxiliary element blocking input, it is triggered from

Date: 2014-03-05
3 Operation Theory

Residual voltage auxiliary element enabling input, it is triggered from binary input
21 AuxE.ROV.En
or programmable logic etc.
Residual voltage auxiliary element blocking input, it is triggered from binary input
22 AuxE.ROV.Blk
1 AuxE.St Any auxiliary element of the device operates
2 AuxE.OCD.St_Ext Current change auxiliary element operates (7s delayed drop off).
3 AuxE.OCD.On Current change auxiliary element is enabled
4 AuxE.ROC1.St Stage 1 of residual current auxiliary element operates.
5 AuxE.ROC1.On Stage 1 of residual current auxiliary element is enabled
10 AuxE.OC1.St Stage 1 of phase current auxiliary element operates.
11 AuxE.OC1.StA Stage 1 of phase current auxiliary element operates (phase A).
12 AuxE.OC1.StB Stage 1 of phase current auxiliary element operates (phase B).
13 AuxE.OC1.StC Stage 1 of phase current auxiliary element operates (phase C).
14 AuxE.OC1.On Stage 1 of phase current auxiliary element is enabled
25 AuxE.UVD.St Voltage change auxiliary element operates.
26 AuxE.UVD.St_Ext Voltage change auxiliary element operates (7s delayed drop off).
27 AuxE.UVD.On Voltage change auxiliary element is enabled
28 AuxE.UVG.St Phase-to-ground under voltage auxiliary element operates.
29 AuxE.UVG.StA Phase-to-ground under voltage auxiliary element operates (phase A).
30 AuxE.UVG.StB Phase-to-ground under voltage auxiliary element operates (phase B).
31 AuxE.UVG.StC Phase-to-ground under voltage auxiliary element operates (phase C).
32 AuxE.UVG.On Phase-to-ground under voltage auxiliary element is enabled
33 AuxE.UVS.St Phase-to-phase under voltage auxiliary element operates.
34 AuxE.UVS.StAB Phase-to-phase under voltage auxiliary element operates (phase AB).
35 AuxE.UVS.StBC Phase-to-phase under voltage auxiliary element operates (phase BC).
36 AuxE.UVS.StCA Phase-to-phase under voltage auxiliary element operates (phase CA).
37 AuxE.UVS.On Phase-to-phase under voltage auxiliary element is enabled

Date: 2014-03-05
3 Operation Theory
38 AuxE.ROV.St Residual voltage auxiliary element operates.

39 AuxE.ROV.On Residual voltage auxiliary element is enabled
3.5.5 Logic
SIG FD.DPFC.Pkp
SIG AuxE.OCD.En
&
& 0s [AuxE.OCD.t_DDO] AuxE.OCD.St_Ext
SIG AuxE.OCD.Blk
AuxE.OCD.On
En AuxE.OCD.En
SIG Ia
Calculate residual
SIG Ib current:
3I0=Ia+Ib+Ic
SIG Ic
3I0>[AuxE.ROC1.3I0_Set] &
SIG AuxE.ROC1.En
& AuxE.ROC1.St
SIG AuxE.ROC1.Blk
AuxE.ROC1.On
En AuxE.ROC1.En
SIG AuxE.ROC2.En
& AuxE.ROC2.St
SIG AuxE.ROC2.Blk
AuxE.ROC2.On
En AuxE.ROC2.En
SIG AuxE.ROC3.En
& AuxE.ROC3.St
SIG AuxE.ROC3.Blk
AuxE.ROC3.On
En AuxE.ROC3.En

Date: 2014-03-05
3 Operation Theory
SIG Ia Ia>[AuxE.OC1.I_Set] &

AuxE.OC1.StA
SIG Ib Ib>[AuxE.OC1.I_Set] &

AuxE.OC1.StB
SIG Ic Ic>[AuxE.OC1.I_Set] &

AuxE.OC1.StC
>=1
SIG AuxE.OC1.En
&
& AuxE.OC1.St
SIG AuxE.OC1.Blk
En AuxE.OC1.En AuxE.OC1.On

AuxE.OC2.StA

AuxE.OC2.StB

AuxE.OC2.StC
>=1
SIG AuxE.OC2.En
&
& AuxE.OC2.St
SIG AuxE.OC2.Blk

AuxE.OC3.StA

AuxE.OC3.StB

AuxE.OC3.StC
>=1
SIG AuxE.OC3.En
&
& AuxE.OC3.St
SIG AuxE.OC3.Blk

Date: 2014-03-05
3 Operation Theory
SIG Ua Calculate DPFC phase ΔUa>[AuxE.UVD.U_Set]

voltage >=1
SIG Ub △Ua=△(Ua-Ufa) ΔUb>[AuxE.UVD.U_Set] &
△Ub=△(Ub-Ufb)
AuxE.UVD.St
SIG Uc △Uc=△(Uc-Ufc) ΔUc>[AuxE.UVD.U_Set]
0s [AuxE.UVD.t_Ext] AuxE.UVD.St_Ext
SIG AuxE.UVD.En
&
SIG AuxE.UVD.Blk AuxE.UVD.On
En AuxE.UVD.En
SET UA<[AuxE.UVG.U_Set] &

AuxE.UVG.StA
SET UB<[AuxE.UVG.U_Set] &

AuxE.UVG.StB
SET UC<[AuxE.UVG.U_Set] &

AuxE.UVG.StC
>=1
SIG AuxE.UVG.En
&
& AuxE.UVG.St
SIG AuxE.UVG.Blk
En AuxE.UVG.En
AuxE.UVG.On
SET UAB<[AuxE.UVS.U_Set] &

AuxE.UVS.StAB
SET UBC<[AuxE.UVS.U_Set] &

AuxE.UVS.StBC
SET UCA<[AuxE.UVS.U_Set] &

AuxE.UVS.StCA
>=1
SIG AuxE.UVS.En
&
& AuxE.UVS.St
SIG AuxE.UVS.Blk
En AuxE.UVS.En
AuxE.UVS.On
SIG Ua 3U0>[AuxE.ROV.3U0_Set] &

Calculate residual voltage AuxE.ROV.St
SIG Ub
3U0=Ua+Ub+Uc
SIG Uc
SIG AuxE.ROV.En
&
SIG AuxE.ROV.Blk AuxE.ROV.On
En AuxE.ROV.En

Date: 2014-03-05
3 Operation Theory
SIG AuxE.OCD.St_Ext
SIG AuxE.ROC1.St
>=1
SIG AuxE.ROC2.St
SIG AuxE.ROC3.St
>=1
SIG AuxE.OC1.St
>=1 AuxE.St
SIG AuxE.OC2.St
SIG AuxE.OC3.St
SIG AuxE.UVD.St_Ext >=1

>=1
SIG AuxE.UVG.St
SIG AuxE.UVS.St >=1
SIG AuxE.ROV.St
Figure 3.5-1 Logic diagram of auxiliary element
3.5.6 Settings
Table 3.5-2 Settings of auxiliary element

Drop-off time delay of current change
1 AuxE.OCD.t_DDO 0.000~10.000 0.001 s
auxiliary element
Enabling/disabling current change
auxiliary element
2 AuxE.OCD.En 0 or 1
0: disable
1: enable
Current setting of stage 1 residual
3 AuxE.ROC1.3I0_Set (0.050~30.000)×In 0.001 A
current auxiliary element
Enabling/disabling stage 1 residual
4 AuxE.ROC1.En 0 or 1
0: disable
1: enable
5 AuxE.ROC2.3I0_Set (0.050~30.000)×In 0.001 A
0: disable
1: enable
7 AuxE.ROC3.3I0_Set (0.050~30.000)×In 0.001 A
0: disable
1: enable
9 AuxE.OC1.I_Set (0.050~30.000)×In Current setting of stage 1 phase current

Date: 2014-03-05
3 Operation Theory
auxiliary element
Enabling/disabling stage 1 phase
10 AuxE.OC1.En 0 or 1
0: disable
1: enable
Current setting of stage 2 phase current
11 AuxE.OC2.I_Set (0.050~30.000)×In
auxiliary element
0: disable
1: enable
Current setting of stage 3 phase current
13 AuxE.OC3.I_Set (0.050~30.000)×In
auxiliary element
0: disable
1: enable
Voltage setting for voltage change
15 AuxE.UVD.U_Set 0~Un 0.001 V
auxiliary element
Drop-off time delay of voltage change
16 AuxE.UVD.t_DDO 0.000~10.000 0.001 s
auxiliary element
Enabling/disabling voltage change
auxiliary element
17 AuxE.UVD.En 0 or 1
0: disable
1: enable
Voltage setting for phase-to-ground
18 AuxE.UVG.U_Set 0~Un 0.001 V
under voltage auxiliary element
Enabling/disabling phase-to-ground
19 AuxE.UVG.En 0 or 1
0: disable
1: enable
Voltage setting for phase-to-phase
20 AuxE.UVS.U_Set 0~Unn 0.001 V
Enabling/disabling phase-to-phase
21 AuxE.UVS.En 0 or 1
0: disable
1: enable
Voltage setting for residual voltage
22 AuxE.ROV.3U0_Set 0~Un 0.001 V
auxiliary element
Enabling/disabling residual voltage
auxiliary element
23 AuxE.ROV.En 0 or 1
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
3.6 Distance Protection

When a fault happens on a power system, distance protection will trip circuit breaker to isolate the
fault from power system with its specific time delay if the fault is within the protected zone of
distance protection.
The device comprises 3 forward zones and 1 reverse zone. For each independent distance
element zone, full scheme design provides continuous measurement of impedance separately in
three independent phase-to-phase measuring loops as well as in three independent
phase-to-ground measuring loops. Selection of zone characteristic between mho and quadrilateral
is available. Distance protection includes:
1. DPFC distance protection
It is independent fast protection providing extremely fast speed to clear close up fault
especially on long line and thus improves system stability.
2. Mho phase-to-phase distance protection
Zone1~3: forward direction
Zone 4: reverse direction including origin
3. Mho phase-to-ground distance protection
Zone 4: reverse direction including origin
4. Quadrilateral phase-to-phase distance protection
Zone 4: reverse direction
5. Quadrilateral phase-to-ground distance protection
Zone 4: reverse direction
6. Load encroachment
It is used to prevent all distance elements from undesired trip due to load encroachment
under heavy load condition especially for long lines.
7. Power swing detection (PSD)
8. Power swing blocking releasing (PSBR)
For power swing with external fault, distance protection is always blocked, but for power

Date: 2014-03-05
3 Operation Theory
swing with internal fault, PSBR will operate to release the blocking for distance protection.
9. SOTF distance protection
For manual closing or automatic closing on to a fault, zone 2 or 3 of distance protection will
accelerate to trip.
When VT circuit fails, VT circuit supervision logic will output a blocking signal to block all distance
protection except DPFC distance protection. The operating threshold will be increased to 1.5U N to
enhance stability.
Distance protection can select line VT or bus VT for protection algorithm by a setting
[VTS.En_LineVT]. When no VT is provided, logic setting [VTS.En_Out_VT] should be set as “1”,
all distance protection will be blocked automatically. The coordination among zones of distance
protection is shown in the following figure.
Z4
M P N
EM A B C D EN
Z1、DZ
Z2
Z3
Figure 3.6-1 Protected reach of distance protection for each zone
Where:
Z1: forward direction zone 1
Z4: reverse direction zone 4
DZ: DPFC distance protection
The choice of impedance reach is as follow. (only for reference)
The zone 1 impedance reach setting should be set to cover as much the protected line as possible
but not to respond faults beyond the protected line. The accuracy of the relay distance elements is
±2.5% in general applications, however, the error could be much larger due to errors of current
transformer, voltage transformer and inaccuracies of line parameter from which the relay settings
are calculated. It is recommended the zone 1 reach is set to 80%~85% of the protected line in
consideration the aforesaid errors and safety margin to prevent instantaneously tripping for faults
on adjacent lines. The remaining 20% of the protected line relies on the zone 2 distance elements.
The general rule for zone 2 impedance reach setting is set to cover the protected line plus 20% of

Date: 2014-03-05
3 Operation Theory
the adjacent line. However, the coverage of adjacent line should be extended in the presence of
additional infeed at the remote end of the protected line to ensure 20% coverage of adjacent line.
This assures the fast operation of zone 2 distance element for faults at the remote end of the
protected line since the fault is well within zone 2 reach. In a parallel line situation, a fault cleared
sequentially on a line may cause current reversal in the healthy line.
The Z3 distance element acts as backup protection for protected line and adjacent line but not to
over the zone 2 setting of adjacent line. The zone 3 impedance reach is generally 2 times zone 1
reach, i.e. 160% of protected line.
For different system impedance ratio (SIR), the operating time of distance protection for different
fault location are shown as the following figures.
35
30
25
Operating Time (ms)
20
15
10
0
0 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Fault Location (% of relay setting)
Figure 3.6-2 Operating time of single-phase fault (50Hz, SIR=1)

Date: 2014-03-05
3 Operation Theory
30
25
Operating Time (ms)
20
15
10
0
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
35
30
25
Operating Time (ms)
20
15
10
0
0 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Figure 3.6-4 Operating time of two-phase fault (50Hz, SIR=1)

Date: 2014-03-05
3 Operation Theory
30
25
Operating Time (ms)
20
15
10
0
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
35
30
25
Operating Time (ms)
20
15
10
0
0 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Figure 3.6-6 Operating time of three-phase fault (50Hz, SIR=1)

Date: 2014-03-05
3 Operation Theory
30
25
Operating Time (ms)
20
15
10
0
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
33
32.5
32
Operating Time (ms)
31.5
31
30.5
30
29.5
29
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

Date: 2014-03-05
3 Operation Theory
27.5
27
Operating Time (ms)
26.5
26
25.5
25
24.5
24
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
45
40
35
30
Operating Time (ms)
25
20
15
10
5
0
0 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

Date: 2014-03-05
3 Operation Theory
35
30
Operating Time (ms)
25
20
15
10
0
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
33
32
31
Operating Time (ms)
30
29
28
27
0 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

Date: 2014-03-05
3 Operation Theory
27.5
27
26.5
Operating Time (ms)
26
25.5
25
24.5
24
23.5
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
3.6.3 DPFC Distance Protection
The power system is normally treated as a balanced symmetrical three-phase network. When a
fault occurs in the power system, by applying the principle of superposition, the load current and
voltage can be calculated in the system prior to the fault and the pure fault component can be
calculated by fault current or voltage subtracted by pre-fault load current or voltage. DPFC
distance protection concerns change of current and voltage at power frequency, therefore, DPFC
distance protection is not influenced by load current.
As an independent fast protection, DPFC distance protection is mainly used to clear close up fault
of long line quickly, its protected range can set as 80%~85% of the whole line.
Since DPFC distance protection only reflects fault component and is not influenced by current
change due to load variation and power swing, power swing blocking (PSB) is this not required.
Moreover, there is no transient overreaching due to infeed current from the remote power supply
because it is not influenced by load current.
DPFC distance protection may not overreach, and its protected zone will be inverse-proportion
reduced with system impedance behind it, i.e. the protected zone will be less than setting if the
system impedance is greater. The protected zone will be close to setting value if the system
impedance is smaller. Therefore, DPFC distance protection is usually used for long transmission
line with large power source and it is recommended to disable DPFC distance protection for short
line or the line with weak power source.

Date: 2014-03-05
3 Operation Theory
3.6.3.1 Impedance Characteristic
ZZD
M F N
Z
EM EN
∆I
ZS ZK
jX
Zzd
Zk
Φ
R
Zs+Zk
-Zs
Figure 3.6-14 Operation characteristic for forward fault
Where:
ZZD: the setting of DPFC distance protection
ZS: total impedance between local system and device location
ZK: measurement impedance
Φ: positive-sequence sensitive angle, i.e. [phi1_Reach]
Figure 3.6-14 shows the operation characteristic of DPFC distance protection on R-X plane when
a fault occurs in forward direction, which is the circle with the –Zs as the center and the│Zs+Zzd│ as
the radius. When measured impedance Z k is in the circle, DPFC distance protection will operate.
DPFC distance protection has a larger capability of enduring fault resistance than distance
protection using positive-sequence as polarized voltage.

Date: 2014-03-05
3 Operation Theory
ZZD
F M N
Z
EM EN
∆I
ZK
Z′S
jX
Z's
Zzd
Φ R
-Zk
Figure 3.6-15 Operation characteristic for reverse fault
Z'S：total impedance between remote system and protective device location
Figure 3.6-15 shows the operation characteristic of the DPFC distance element on R-X plane
when a fault occurs in reverse direction, which is the circle with the Z′S as the center and
the│Z′S-Zzd│as the radius. The region of operation is in the quadrant 1 but the measured
impedance -Zk is always in the quadrant 3, the DPFC distance protection will not operate.
The DPFC distance protection can be enabled or disabled by logic setting and binary input.
3.6.3.2 Function Block Diagram
21D
21D.En 21D.Op
21D.Blk 21D.On

Date: 2014-03-05
3 Operation Theory
3.6.3.3 I/O Signals
Table 3.6-1 I/O signals of DPFC distance protection

DPFC distance protection enabling input, it is triggered from binary input or
1 21D.En
DPFC distance protection blocking input, it is triggered from binary input or
2 21D.Blk
1 21D.Op_Set DPFC distance protection operates.
2 21D.On DPFC distance protection is enabled.
3.6.3.4 Logic
EN [21D.En] 21D.On
&
SIG 21D.En
SIG 21D.Blk
&
SIG FD.Pkp
EN [VTS.En_Out_VT]
SIG Manual closing signal

>=1
SIG 3-pole reclosing signal
SET [21D.Z_Set]<0.05Ω/In
SET ZΦ<[21D.Z_Set] &

>=1 &
SIG UP<0.85Un & 21D.Op
SET ZΦΦ<[21D.Z_Set] &
SIG UPP<0.85Unn
SIG PD signal
Figure 3.6-16 Logic diagram of DPFC distance protection
Note!
PD signal only blocks DPFC distance element of corresponding phase (i.e. broken phase),
and healthy phases (operation phases) are not affected.

Date: 2014-03-05
3 Operation Theory
3.6.3.5 Settings
Table 3.6-2 Settings of DPFC distance protection

Impedance setting of DPFC distance
1 21D.Z_Set (0.000~4Unn)/In 0.001 ohm
protection
Enabling/disabling DPFC distance
protection
2 21D.En 0 or 1
0: disable
1: enable
3.6.4 Load Encroachment

When distance protection is used to protect long, heavily loaded lines, the risk of encroachment of
the load impedance into the tripping characteristic of the distance protection may exist. A load
trapezoid characteristic for all zones is used to exclude the risk of unwanted fault detection by the
distance protection during heavy load flow.
As shown below, if the measured impedance into the load area, distance elements need to be
blocked.
jX
φLoad φLoad
Load Area Load Area
R
RLoad RLoad
Figure 3.6-17 Distance element with load trapezoid
Two settings are equipped to exclude the encroachment of the load impedance:
RLoad: the minimum load resistance
φLoad: the load area angle
These values are common for all zones.

Date: 2014-03-05
3 Operation Theory
LoadEnch
LoadEnch.En LoadEnch.St
LoadEnch.Blk LoadEnch.On
3.6.4.3 I/O Signals
Table 3.6-3 I/O signals of load encroachment

Load trapezoid characteristic enabling input, it is triggered from binary input or
1 LoadEnch.En
Load trapezoid characteristic blocking input, it is triggered from binary input or
2 LoadEnch.Blk
Measured impedance into the load area.
If load trapezoid characteristic is enabled and measured impedance into the load
1 LoadEnch.St area, LoadEnch.St=1,
If measured impedance is out of the load area or load trapezoid characteristic is
disabled, LoadEnch.St=0
2 LoadEnch.On Load trapezoid characteristic is enabled.
3.6.4.4 Settings
Table 3.6-4 Settings of load encroachment

Angle setting of load trapezoid
characteristic, it should be set
1 LoadEnch.phi_Blinder 0~45 1 Deg according to the maximum load area
angle (φLoad_Max), φLoad_Max+5° is
recommended.
Resistance setting of load trapezoid
characteristic, it should be set
2 LoadEnch.R_Blinder (0.05~200)/In 0.01 ohm according to the minimum load
resistance, 70%~90% minimum load
resistance is recommended.
Enabling/disabling load trapezoid
characteristic
3 LoadEnch.En 0,1
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
3.6.5 Mho Distance Protection

1. Zone 1, 2 and 3 of phase-to-ground distance element
ZZD
M F N
Z IN
EM EN
I
ZS ZK
jX
ZZD
ZK
Φ
R
-2ZS/3
Figure 3.6-18 Phase-to-ground operation characteristic for forward fault
Where:
ZZD: the setting of distance protection
ZS: total impedance between local system and protective device location
Φ: positive-sequence sensitive angle, i.e. [phi1_Reach]
Phase-to-neutral positive sequence voltage is used as polarized signal for phase-to-ground

For zone 1 and zone 2:
Operation voltage:
Polarized voltage:

Date: 2014-03-05
3 Operation Theory
In short line, phase shift θ1 could be applied to the polarized voltage to improve the performance
against high resistance fault. The device provides an angle-shift setting, [ZG.phi_Shift], to set
value of θ1 among 0°, 15°and 30°. Their impedance shift characteristics towards quadrant 1 are
respectively shown as the impedance circle A, B and C in Figure 3.6-23.
For zone 3:
Operation voltage:
Polarized voltage:
UPΦ uses phase positive-sequence voltage as polarized voltage. For earth fault, positive-sequence
voltage is mainly formed from healthy phases, basically retaining the phase of the
positive-sequence voltage before fault.
Phase comparison equation is:
The operation characteristic is shown in Figure 3.6-18. Operation characteristic of ZK on R-X plane
is a circle with line connecting ends of ZZD and -2ZS/3 as the diameter. The origin is enclosed in the
circle.
2. Zone 1, 2 and 3 of phase-to-phase distance element
jX
ZZD
ZK
Φ
R
-ZS/2
Figure 3.6-19 Phase-to-phase operation characteristic for forward fault
Phase-to-phase positive sequence voltage is used as polarized signal for phase-to-phase

For zone 1 and zone 2:

Date: 2014-03-05
3 Operation Theory
Operation voltage:
Polarized voltage:
Phase shift θ2 could be applied to polarized voltage of zones 1 and 2 just like θ1 in
phase-to-ground distance element. It is also used for improving performance against high
resistance fault in short line. The device provides an angle-shift setting, [21M.ZP.phi_Shift], to set
value of θ2 among 0°, 15°and 30°. Their impedance shift characteristics towards quadrant 1 are
respectively shown as the impedance circle A, B and C in Figure 3.6-23.
For zone 3:
Operation voltage:
Polarized voltage:
Phase-to-phase positive-sequence voltage is applied as the polarized voltage of this element.
Phase comparison equation is:
The operation characteristic of phase-to-phase distance element is shown in Figure 3.6-19.

Operation characteristic of ZK on R-X plane is a circle with line connecting ends of Z ZD and -ZS/2 as
the diameter. The origin is enclosed in the circle.
Figure 3.6-20 shows operation characteristic of measured impedance -ZK on R-X plane when an
asymmetric reverse fault occurs. This characteristic is a circle with line connecting ends of Z ZD and
Z'S as the diameter. It will operate only when -ZK is in the circle. Therefore, directionality of the
distanced protection is achieved.
ZZD
F M N
Z
EM EN
IΦ
ZK
Z′S

Date: 2014-03-05
3 Operation Theory
jX
Z'S
ZZD
Φ
R
-ZK
Figure 3.6-20 Operation characteristic for reverse fault
Z'S: total impedance between remote system and protective device location
jX
ZZD
ZK
Φ
R
Figure 3.6-21 Steady-state characteristic of three-phase short-circuit fault
Phase-to-phase distance protection is also used for three-phase short-circuit fault. The operation
characteristic is shown in Figure 3.6-21. Operation characteristic of ZK on R-X plane is a circle with
setting impedance ZZD as the diameter.

Date: 2014-03-05
3 Operation Theory
jX
ZZD
ZK
Φ
R
Circle C
-ZS Circle B
Circle A
Figure 3.6-22 Operation characteristic of three-phase close up short-circuit fault
Where:
ZZD: the setting of distance protection (zone x)
ZS: total impedance between local system and protective device location
ZK: measured impedance
Φ: positive-sequence characteristic angle, i.e. [phi1_Reach]
Circle A: transient characteristic
Circle B: steady-state characteristic shifting towards quadrant Ⅲ
Circle C: steady-state characteristic shifting towards quadrant Ⅰ
As shown in Figure 3.6-22, the characteristic of the distance protection for a three-phase fault on a
system is an impedance circle cross the origin, and there is a voltage dead zone around the origin.
In order to eliminate the dead zone of the distance protection for a close up three-phase fault
memorized positive-sequence voltage is adopted as polarized voltage when the
positive-sequence voltage drops down to 15%Un or below.
The transient (during process of memory) operation characteristic is shown as the impedance
circle A in the above figure. The circle takes Z ZD and -ZZS as diameter and thus the origin is within
the impedance circle. When three-phase fault happens in reverse direction, its transient
characteristic is shown in Figure 3.6-20, i.e. the distance protection has a clearly defined
directionality and no dead zone during the process of memory.
For zone 1, zone 2 and zone 3 of the phase-to-phase distance protection, if distance protection
operates with memorized polarizing voltage, this means a close up forward fault. When the
memory fades out, the operation characteristic will be reverse offset a little to enclose the origin as
impedance circle B shown in Figure 3.6-22 to ensure keeping operating of distance protection until
the fault being cleared. If distance protection does not operate with memorized polarizing voltage,

Date: 2014-03-05
3 Operation Theory
it will be a close up reverse fault. When the memory fades out, the operation characteristic will be
forward offset not to enclose the origin as impedance circle C shown in Figure 3.6-22, and the
distance protection will not mal-operate even if voltage is zero.
The distance protection with such design thoroughly eliminates the dead zone when three-phase
close up fault occurs. It also has favorable directivity and will not operate for a reverse three-phase
fault at busbar.
When receiving manual closing signal or 3-pole reclosing signal, the operation characteristic of
phase to phase distance protection will always enclose the origin of impedance, with no dead zone,
i.e. the reverse offset impedance circle B shown in Figure 3.6-22.
jX
B: 15° C: 30°
ZZD
A: 0°
D
-ZS
Figure 3.6-23 Shift impedance characteristic of zone 1 and zone 2
The impedance characteristic of phase-to-ground distance protection is the circle with line
connecting ends of ZZD and -2ZS/3 as the diameter and that of phase-to-phase distance is the
circle with line connecting ends of ZZD and -ZS/2 as the diameter.
In order to prevent the transient overreach caused by the infeed power supply from the remote
end, the zero-sequence reactance line D is added. These measures have enhanced the capacity
against fault resistance when using distance protection in short lines.
3. Zone 4
ZZDR ZZDF
F M N
I Z
EM EN
ZK

Date: 2014-03-05
3 Operation Theory
jX
ZZDF
Φ
R
ZK
ZZDR
Figure 3.6-24 Operation characteristic of reverse Z4 distance protection
Where:
ZZDF: impedance setting of zone 4 in forward direction, i.e. [21M.Z4.Z_Fwd]
ZZDR: impedance setting of zone 4 in reverse direction, i.e. [21M.Z4.Z_Rev]
Φ: positive-sequence characteristic angle, i.e. [phi1_Reach]
When a fault occurs on the rear busbar, reverse distance element is provided to clear it with
definite time delay and is taken as backup protection for reverse busbar fault. Its operation
characteristic is shown in Figure 3.6-24.

Date: 2014-03-05
3 Operation Theory
21M
21M.En 21M.Z1.On
21M.Blk 21M.Z2.On
21M.ZGx.En 21M.Z3.On
21M.ZPx.En 21M.Z4.On
21M.ZGx.Blk 21M.Z1.Op
21M.ZPx.Blk 21M.Z2.Op
21M.Zx.En_ShortDly 21M.Z3.Op
21M.Zx.Blk_ShortDly 21M.Z4.Op
21M.Z1.En_Instant
3.6.5.3 I/O Signals
Table 3.6-5 I/O signals of distance protection (Mho)

Distance protection enabling input, it is triggered from binary input or
1 21M.En
Distance protection blocking input, it is triggered from binary input or
2 21M.Blk
Zone x of phase-to-ground distance protection enabling input, default value is
3 21M.ZGx.En
“1” (x=1, 2, 3, 4)
Zone x of phase-to-ground distance protection blocking input, default value is
4 21M.ZGx.Blk
“0” (x=1, 2, 3, 4)
Zone x of phase-to-phase distance protection enabling input, default value is
5 21M.ZPx.En
“1” (x=1, 2, 3, 4)
Zone x of phase-to-phase distance protection blocking input, default value is
6 21M.ZPx.Blk
“0” (x=1, 2, 3, 4)
7 21M.Zx.En_ShortDly Enable accelerating zone x of distance protection (x=2, 3)
8 21M.Zx.Blk_ShortDly Accelerating zone x of distance protection is disabled (x=2, 3)
9 21M.Z1.En_Instant Enable zone 1 of distance protection operates without time delay
1 21M.Z1.On Zone 1 of distance protection is enabled
4 21M.Z4.On zone 4 of distance protection is enabled
5 21M.Z1.Op Zone 1 of distance protection operates

Date: 2014-03-05
3 Operation Theory

8 21M.Z4.Op zone 4 of distance protection operates
3.6.5.4 Logic
SIG 21M.En &

21M.Enable
SIG VTS.Alm
>=1
SIG 21M.Blk
EN [VTS.En_Out_VT]
Figure 3.6-25 Logic diagram of enabling distance protection (Mho)
SIG 21M.Enable
SIG 21M.ZG1.En
&
& 21M.ZG1.Enable
EN [21M.ZG1.En]
SIG 21M.ZG1.Blk &

21M.ZP1.Enable
SIG 21M.ZP1.En
&
EN [21M.ZP1.En]
>=1
21M.Z1.On
SIG 21M.ZP1.Blk
SIG 21M.Z1.Rls_PSBR
SIG FD.Pkp &

&
SIG 21M.ZG1.Enable [21M.ZG1.t_Op] 0 >=1
21M.ZG1.Op
SIG Flag.21M.ZG1 & &
SIG LoadEnch.St (PG) &
SET 3I0>[FD.ROC.3I0_Set]
>=1
SIG Flag.21M.ZP1 & 21M.Z1.Flg_PSBR
SIG LoadEnch.St (PP)

&
SIG 21M.ZP1.Enable & [21M.ZP1.t_Op] 0 >=1
21M.ZP1.Op
SIG FD.Pkp
&
SIG 21M.Z1.En_Instant
SIG 21M.ZG1.Op >=1

21M.Z1.Op
SIG 21M.ZP1.Op
Figure 3.6-26 Logic diagram of distance protection (Mho zone 1)

Date: 2014-03-05
3 Operation Theory
Where:
21M.Z1.Rls_PSBR: Please refer to Figure 3.6-38.
Flag.21M.ZG1 means that measured impedance by zone 1 of phase-to-ground distance

protection is within the range determined by the setting [21M.ZG1.Z_Set].
Flag.21M.ZP1 means that measured impedance by zone 1 of phase-to-phase distance protection

is within the range determined by the setting [21M.ZP1.Z_Set].
LoadEnch.St (PG) means that load trapezoid characteristic for distance element is enabled and
measured phase-to-ground impedance into the load area.
LoadEnch.St (PP) means that load trapezoid characteristic for distance element is enabled and
measured phase-to-phase impedance into the load area.
SIG 21M.Enable
SIG 21M.ZG2.En
&
& 21M.ZG2.Enable
EN [21M.ZG2.En]
SIG 21M.ZG2.Blk
SIG 21M.ZP2.En
&
& 21M.ZP2.Enable
EN [21M.ZP2.En]
SIG 21M.ZP2.Blk >=1 21M.Z2.On

SIG 21M.Z2.En_ShortDly &
&
SIG 21M.Z2.Blk_ShortDly 21M.Z2.Enable_ShortDly
EN [21M.Z2.En_ShortDly]
SIG 21M.Z2.Enable_ShortDly
SIG 21M.Z2.Rls_PSBR &

[21M.ZG2.t_ShortDly] 0 >=1
SIG FD.Pkp & 21M.ZG2.Op
&
SIG 21M.ZG2.Enable [21M.ZG2.t_Op] 0
SIG Flag.21M.ZG2 &

LoadEnch.St (PG)
>=1
SIG & 21M.Z2.Flg_PSBR
SIG Flag.21M.ZP2 &

&
[21M.ZP2.t_Op] 0
21M.ZP2.Enable
>=1
SIG & 21M.ZP2.Op
&
[21M.ZP2.t_ShortDly] 0
SIG FD.Pkp
SIG 21M.ZG2.Op >=1

21M.Z2.Op
SIG 21M.ZP2.Op

Date: 2014-03-05
3 Operation Theory
Where:


SIG 21M.Enable
SIG 21M.ZG3.En
&
& 21M.ZG3.Enable
EN [21M.ZG3.En]
SIG 21M.ZG3.Blk
SIG 21M.ZP3.En
&
& 21M.ZP3.Enable
EN [21M.ZP3.En]
SIG 21M.ZP3.Blk >=1

21M.Z3.On
SIG 21M.Z3.En_ShortDly &
&
SIG 21M.Z3.Blk_ShortDly 21M.Z3.Enable_ShortDly
EN [21M.Z3.En_ShortDly]
SIG 21M.Z3.Rls_PSBR
&
[21M.ZG3.t_ShortDly] 0 >=1
SIG FD.Pkp & 21M.ZG3.Op
&
SIG 21M.ZG3.Enable [21M.ZG3.t_Op] 0
SIG Flag.21M.ZG3
&
SET 3I0>[FD.ROC.3I0_Set] >=1
21M.Z3.Flg_PSBR
SIG LoadEnch.St (PG)
SIG Flag.21M.ZP3 &

&
SIG LoadEnch.St (PP) [21M.ZP3.t_Op] 0
>=1
SIG 21M.ZP3.Enable & & 21M.ZP3.Op
[21M.ZP3.t_ShortDly] 0
SIG FD.Pkp
SIG 21M.ZG3.Op >=1

21M.Z3.Op
SIG 21M.ZP3.Op
Where:

Date: 2014-03-05
3 Operation Theory


SIG 21M.Enable
SIG 21M.ZG4.En
&
& 21M.ZG4.Enable
EN [21M.ZG4.En]
SIG 21M.ZP4.Blk &

21M.ZP4.Enable
SIG 21M.ZP4.En
&
EN [21M.ZP4.En] >=1
21M.Z4.On
SIG 21M.ZP4.Blk
SIG FD.Pkp &
SIG 21M.ZG4.Enable
&
[21M.ZG4.t_Op] 0 21M.ZG4.Op
&
SIG LoadEnch.St (PG) >=1
21M.Z4.Flg_PSBR
SIG Flag.21M.ZG4
SIG Flag.21M.ZP4 &

&
SIG LoadEnch.St (PP) [21M.ZP4.t_Op] 0 21M.ZP4.Op
SIG 21M.ZP4.Enable &
SIG FD.Pkp
SIG 21M.ZG4.Op >=1

21M.Z4.Op
SIG 21M.ZP4.Op
Where:

protection is within the range determined by the settings [21M.Z4.Z_Fwd] and [21M.Z4.Z_Rev].

is within the range determined by the settings [21M.Z4.Z_Fwd] and [21M.Z4.Z_Rev].

Date: 2014-03-05
3 Operation Theory
3.6.5.5 Settings
Table 3.6-6 Settings of distance protection (Mho)

Phase shift of zone 1, 2 of
1 21M.ZG.phi_Shift 0, 15 or 30 Deg
phase-to-ground distance protection
Phase shift of zone 1, 2 of
2 21M.ZP.phi_Shift 0, 15 or 30 Deg
phase-to-phase distance protection
Impedance setting of zone 1 of
3 21M.ZG1.Z_Set (0.000~4Unn)/In 0.001 ohm
Time delay of zone 1 of
4 21M.ZG1.t_Op 0.000~10.000 0.001 s
Enabling/disabling zone 1 of
5 21M.ZG1.En 0 or 1
0: disable
1: enable
zone 1 of distance protection operation
6 21M.ZG1.En_BlkAR 0 or 1 to block AR
0: disable
1: enable
7 21M.ZP1.Z_Set (0.000~4Unn)/In 0.001 ohm
8 21M.ZP1.t_Op 0.000~10.000 0.001 s
9 21M.ZP1.En 0 or 1
0: disable
1: enable
10 21M.ZP1.En_BlkAR 0 or 1 to block AR
0: disable
1: enable
12 21M.ZG2.t_Op 0.000~10.000 0.001 s
Short time delay of zone 2 of
13 21M.ZG2.t_ShortDly 0.000~10.000 0.001 s
14 21M.ZG2.En 0 or 1
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
17 21M.ZP2.t_Op 0.000~10.000 0.001 s
18 21M.ZP2.t_ShortDly 0.000~10.000 0.001 s
19 21M.ZP2.En 0 or 1
0: disable
1: enable
0: disable
1: enable
Fixed accelerate zone 2 of distance
protection
21 21M.Z2.En_ShortDly 0 or 1
0: disable
1: enable
23 21M.ZG3.t_Op 0.000~10.000 0.001 s
24 21M.ZG3.t_ShortDly 0.000~10.000 0.001 s
25 21M.ZG3.En 0 or 1
0: disable
1: enable
0: disable
1: enable
28 21M.ZP3.t_Op 0.000~10.000 0.001 s
29 21M.ZP3.t_ShortDly 0.000~10.000 0.001 s Short time delay of zone 3 of

Date: 2014-03-05
3 Operation Theory

30 21M.ZP3.En 0 or 1
0: disable
1: enable
0: disable
1: enable
protection
32 21M.Z3.En_ShortDly 0 or 1
0: disable
1: enable
33 21M.Z4.Z_Fwd (0.000~4Unn)/In 0.001 ohm
distance protection in forward direction
34 21M.Z4.Z_Rev (0.000~4Unn)/In 0.001 ohm
distance protection in reverse direction
Time delay of zone 4 of distance
35 21M.Z4.t_Op 0.000~10.000 0.001 s
protection
36 21M.ZG4.En 0 or 1
0: disable
1: enable
to block AR (Internal setting, its default
37 21M.ZG4.En_BlkAR 0 or 1
value is “1”)
0: disable
1: enable
38 21M.ZP4.En 0 or 1
0: disable
1: enable
39 21M.ZP4.En_BlkAR 0 or 1
value is “1”)
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
3.6.6 Quadrilateral Distance Protection

Features available with quadrilateral distance protection include 3 forward zones (zone 1~3)
phase-to-ground or phase-to-phase distance elements and 1 reverse zone (zone 4)
phase-to-ground or phase-to-phase distance element. Each zone can respectively enable or
disable power swing blocking releasing. Quadrilateral distance protection will be disabled when VT
circuit fails.
1. Zone 1, 2 and 3
Quadrilateral forward distance element characteristic for zone 1, 2 and 3 is shown as follows:
jX
A ZZD
θ
B
α φ
φ
β R
O RZD
C
Figure 3.6-30 Quadrilateral forward distance element characteristics
Where:
ZZD: impedance setting in forward direction
RZD: resistance setting in forward direction
φ: line positive-sequence characteristic angle
α: the angle of directional line in the second quadrant, fixed at 15 °
β: the angle of directional line in the fourth quadrant, fixed at 15 °
θ: downward offset angle of the reactance line AB, fixed at 12°
2. Zone 4
When a fault occurs on the busbar at the back, reverse distance element zone 4 is provided to
clear it with definite time delay and is used as backup protection for reverse busbar fault.

Date: 2014-03-05
3 Operation Theory
jX
C
RZD β O
R
φ φ
α
B
θ
ZZD A
Figure 3.6-31 Quadrilateral reverse distance element characteristic
Where:
ZZD: impedance setting in reverse direction
RZD: resistance setting in reverse direction
φ: positive-sequence characteristic angle,
α: the angle of directional line, fixed at 15°
β: the angle of directional line, fixed at 15°
θ: downward offset angle of the reactance line AB, fixed at 12°
For quadrilateral distance protection, the reactance line should consider downward offset angle θ
as shown in Figure 3.6-30 and Figure 3.6-31. According to system status, the downward offset
angle can be independently set for phase-to-ground distance element and phase-to-phase
distance element. The downward offset angle of all zones can be settable by the corresponding
settings [21Q.ZGx.RCA] and [21Q.ZPx.RCA]. (x=1, 2, 3, 4)

Date: 2014-03-05
3 Operation Theory
21Q
21Q.En 21Q.Z1.On
21Q.Blk 21Q.Z2.On
21Q.ZGx.En 21Q.Z3.On
21Q.ZPx.En 21Q.Z4.On
21Q.ZGx.Blk 21Q.Z1.Op
21Q.ZPx.Blk 21Q.Z2.Op
21Q.Zx.En_ShortDly 21Q.Z3.Op
21Q.Zx.Blk_ShortDly 21Q.Z4.Op
21Q.Z1.En_Instant
3.6.6.3 I/O Signals
Table 3.6-7 I/O signals of distance protection (Quad)

1 21Q.En
2 21Q.Blk
3 21Q.ZGx.En
“1” (x=1, 2, 3, 4)
4 21Q.ZGx.Blk
“0” (x=1, 2, 3, 4)
5 21Q.ZPx.En
“1” (x=1, 2, 3, 4)
Zone x of phase-to-phase distance protection blocking input, default value is “0”
6 21Q.ZPx.Blk
(x=1, 2, 3, 4)
7 21Q.Zx.En_ShortDly Enable accelerating zone x of distance protection (x=2, 3)
8 21Q.Zx.Blk_ShortDly Accelerating zone x of distance protection is disabled (x=2, 3)
9 21Q.Z1.En_Instant Enable zone 1 of distance protection operates without time delay
1 21Q.Z1.On Zone 1 of distance protection is enabled
4 21Q.Z4.On zone 4 of distance protection is enabled
5 21Q.Z1.Op Zone 1 of distance protection operates

Date: 2014-03-05
3 Operation Theory

8 21Q.Z4.Op zone 4 of distance protection operates
3.6.6.4 Logic
SIG 21Q.En &

21Q.Enable
SIG 21Q.Blk
>=1
SIG VTS.Alm
EN [VTS.En_Out_VT]
Figure 3.6-32 Logic diagram of enabling distance protection (Quad)
SIG 21Q.Enable
EN [21Q.ZG1.En]
& >=1
& 21Q.ZG1.Enable 21Q.Z1.On
SIG 21Q.ZG1.En
SIG 21Q.ZG1.Blk
EN [21Q.ZP1.En]
&
& 21Q.ZP1.Enable
SIG 21Q.ZP1.En
SIG 21Q.ZP1.Blk
SIG FD.Pkp &

&
SIG 21Q.ZG1.Enable

& &
SET 3I0>[FD.ROC.3I0_Set] [21Q.ZG1.t_Op] 0 >=1
21Q.ZG1.Op
SIG Flag.21Q.ZG1 &
SIG 21Q.Z1.Rls_PSBR
FD.Pkp
>=1
SIG & 21Q.Z1.Flg_PSBR
SIG 21Q.ZP1.Enable &

&
[21Q.ZP1.t_Op] 0 >=1
SIG Flag.21Q.ZP1 21Q.ZP1.Op
&
SIG 21Q.Z1.En_Instant
SIG 21Q.ZG1.Op >=1

21Q.Z1.Op
SIG 21Q.ZP1.Op
Figure 3.6-33 Logic diagram of distance protection (Quad zone 1)
Where:
21Q.Z1.Rls_PSBR: Please refer to Figure 3.6-38.

Date: 2014-03-05
3 Operation Theory
Flag.21Q.ZG1 means that measured impedance by zone 1 of phase-to-ground distance protection

is within the range determined by the settings [21Q.ZG1.Z_Set] and [21Q.ZG1.R_Set].
Flag.21Q.ZP1 means that measured impedance by zone 1 of phase-to-phase distance protection

is within the range determined by the settings [21Q.ZP1.Z_Set] and [21Q.ZP1.R_Set].
LoadEnch.St (PG) means that load trapezoid characteristic for distance element is enabled and
measured phase-to-ground impedance into the load area.
LoadEnch.St (PP) means that load trapezoid characteristic for distance element is enabled and
measured phase-to-phase impedance into the load area.
SIG 21Q.Enable
EN [21Q.ZG2.En]
& >=1
SIG 21Q.ZG2.En
SIG 21Q.ZG2.Blk
EN [21Q.ZP2.En]
&
& 21Q.ZP2.Enable
SIG 21Q.ZP2.En
SIG 21Q.ZP2.Blk
SIG 21Q.Z2.En_ShortDly &

&
SIG 21Q.Z2.Blk_ShortDly 21Q.Z2.Enable_ShortDly
EN [21Q.Z2.En_ShortDly]
SIG 21Q.Z2.Enable_ShortDly
SIG FD.Pkp &

&
SIG 21Q.ZG2.Enable
&
& [21Q.ZG2.t_ShortDly] 0 >=1
& 21Q.ZG2.Op
[21Q.ZG2.t_Op] 0
SIG Flag.21Q.ZG2
>=1
SIG 21Q.Z2.Rls_PSBR 21Q.Z2.Flg_PSBR
SIG 21Q.ZP2.Enable
& &
SIG LoadEnch.St (PP) & [21Q.ZP2.t_ShortDly] 0 >=1
21Q.ZP2.Op
SIG Flag.21Q.ZP2
[21Q.ZP2.t_Op] 0
SIG 21Q.ZG2.Op >=1
21Q.Z2.Op
SIG 21Q.ZP2.Op
Where:


Date: 2014-03-05
3 Operation Theory

SIG 21Q.Enable
EN [21Q.ZG3.En]
& >=1
SIG 21Q.ZG3.En
SIG 21Q.ZG3.Blk
EN [21Q.ZP3.En]
&
& 21Q.ZP3.Enable
SIG 21Q.ZP3.En
SIG 21Q.ZP3.Blk
SIG 21Q.Z3.En_ShortDly &

&
SIG 21Q.Z3.Blk_ShortDly 21Q.Z3.Enable_ShortDly
EN [21Q.Z3.En_ShortDly]
SIG 21Q.Z3.Enable_ShortDly
SIG FD.Pkp &
SIG 21Q.ZG3.Enable &

& &
SIG LoadEnch.St (PG) & [21Q.ZG3.t_ShortDly] 0 >=1
21Q.ZG3.Op
SIG Flag.21Q.ZG3
[21Q.ZG3.t_Op] 0
SIG 21Q.Z3.Rls_PSBR
FD.Pkp
>=1
SIG & 21Q.Z3.Flg_PSBR
SIG 21Q.ZP3.Enable
& &
SIG LoadEnch.St (PP) & [21Q.ZP3.t_ShortDly] 0 >=1
21Q.ZP3.Op
SIG Flag.21Q.ZP3
[21Q.ZP3.t_Op] 0
SIG 21Q.ZG3.Op >=1
21Q.Z3.Op
SIG 21Q.ZP3.Op
Where:



Date: 2014-03-05
3 Operation Theory
SIG 21Q.Enable
EN [21Q.ZG4.En]
& >=1
SIG 21Q.ZG4.En
SIG 21Q.ZG4.Blk
EN [21Q.ZP4.En]
&
& 21Q.ZP4.Enable
SIG 21Q.ZP4.En
SIG 21Q.ZP4.Blk
SIG FD.Pkp &
SIG 21Q.ZG4.Enable &

[21Q.ZG4.t_Op] 0 21Q.ZG4.Op
&
>=1
SIG Flag.21Q.ZG4 21Q.Z4.Flg_PSBR
SIG FD.Pkp &

[21Q.ZP4.t_Op] 0 21Q.ZP4.Op
SIG 21Q.ZP4.Enable
&
SIG Flag.21Q.ZP4
SIG 21Q.ZG4.Op >=1

21Q.Z4.Op
SIG 21Q.ZP4.Op
Where:


3.6.6.5 Settings
Table 3.6-8 Settings of distance protection (Quad)

Downward offset angle of the
1 21Q.ZG1.RCA 0~45 1 Deg reactance line for zone 1 of
2 21Q.ZG1.Z_Set (0.000~4Unn)/In 0.001 ohm

Date: 2014-03-05
3 Operation Theory
Resistance setting of zone 1 of

3 21Q.ZG1.R_Set (0.000~4Unn)/In 0.001 ohm
4 21Q.ZG1.t_Op 0.000~10.000 0.001 s
5 21Q.ZG1.En 0 or 1
0: disable
1: enable
6 21Q.ZG1.En_BlkAR 0 or 1 to block AR
0: disable
1: enable
7 21Q.ZP1. RCA 0~45 1 Deg reactance line for zone 1 of
8 21Q.ZP1.Z_Set (0.000~4Unn)/In 0.001 ohm
9 21Q.ZP1.R_Set (0.000~4Unn)/In 0.001 ohm
10 21Q.ZP1.t_Op 0.000~10.000 0.001 s
11 21Q.ZP1.En 0 or 1
0: disable
1: enable
12 21Q.ZP1.En_BlkAR 0 or 1 to block AR
0: disable
1: enable
16 21Q.ZG2.t_Op 0.000~10.000 0.001 s
17 21Q.ZG2.t_ShortDly 0.000~10.000 0.001 s
18 21Q.ZG2.En 0 or 1

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
0: disable
1: enable
23 21Q.ZP2.t_Op 0.000~10.000 0.001 s
Short time delay of zone 2 of phase-to-
24 21Q.ZP2.t_ShortDly 0.000~10.000 0.001 s
phase distance protection
25 21Q.ZP2.En 0 or 1
0: disable
1: enable
0: disable
1: enable
protection
27 21Q.Z2. En_ShortDly 0 or 1
0: disable
1: enable
31 21Q.ZG3.t_Op 0.000~10.000 0.001 s
32 21Q.ZG3.t_ShortDly 0.000~10.000 0.001 s
33 21Q.ZG3.En 0 or 1

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
0: disable
1: enable
38 21Q.ZP3.t_Op 0.000~10.000 0.001 s
39 21Q.ZP3.t_ShortDly 0.000~10.000 0.001 s
40 21Q.ZP3.En 0 or 1
0: disable
1: enable
0: disable
1: enable
protection
42 21Q.Z3. En_ShortDly 0 or 1
0: disable
1: enable
46 21Q.ZG4.t_Op 0.000~10.000 0.001 s
47 21Q.ZG4.En 0 or 1
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
48 21Q.ZG4.En_BlkAR 0 or 1
value is “1”)
0: disable
1: enable
52 21Q.ZP4.t_Op 0.000~10.000 0.001 s
53 21Q.ZP4.En 0 or 1
0: disable
1: enable
54 21Q.ZP4.En_BlkAR 0 or 1
value is “1”)
0: disable
1: enable
3.6.7 Power Swing Detection
Power swing is generally a dynamic process when power system is disturbed. When power swing
occurs, the angle between the generators in parallel operation, the frequency of the system, the
voltage on the bus, the current and power of the branch lines are all fluctuating. Power swing may
destroy the normal operation of power systems and even damage electrical equipment, causing
the system to collapse.
68
68.En 68.St
68.Blk

Date: 2014-03-05
3 Operation Theory
3.6.7.2 I/O Signals
Table 3.6-9 I/O signals of power swing detection

Power swing detection enabling input, it is triggered from binary input or
1 68.En
Power swing detection blocking input, it is triggered from binary input or
2 68.Blk
3 21.St Any element of distance protection picks up.
4 FD.ROC.Pkp Residual current FD element operates.
5 52b Circuit breaker is in closed position.
6 52a Circuit breaker is in open position.
1 68.St Power swing detection takes into effect.
3.6.7.3 Logic
EN [68.En] &
&
SIG 68.En &
SIG 68.Blk
SIG I1>[Y.I_PSBR] &

&
SIG 21.St t1 t2 &
68.St
SIG FD.ROC.Pkp &
>=1
SIG 3 CB Closed
SIG 3 CB open
>=1
SIG Unblocking for SF
SIG Unblocking for UF
Figure 3.6-37 Logic diagram of power swing detection
Y: 21M or 21Q
3.6.7.4 Settings
Table 3.6-10 Settings of power swing detection

Enabling/disabling power swing detection
1 68.En 0 or 1 0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
3.6.8 Power Swing Blocking Releasing

When power swing occurs on the power system, the impedance measured by the distance
measuring element may vary from the load impedance area into the operating zone of the
distance element. The distance measuring element may operate due to the power swing occurs in
many points of interconnected power systems. To keep the stability of whole power system,
tripping due to operation of the distance measuring element during a power swing is generally not
allowed. Our distance protection adopts power swing blocking releasing to avoid maloperation
resulting from power swing. In another word, distance protection is blocked all along under the
normal condition and power swing when the respective logic settings are enabled. Only when fault
(internal fault or power swing with internal fault) is detected, power swing blocking for distance
protection is released by PSBR element.
Power swing blocking for distance element will be released if any of the following PSBR elements
operates. Each distance zone elements has respective setting for selection this function.
 Fault detector PSBR element (FD PSBR)
 Unsymmetrical fault PSBR element (UF PSBR)
 Symmetrical fault PSBR element (SF PSBR)
1. Fault detector PSBR element
If any of the following condition is matched, FD PSBR will operate for 160ms.
Positive sequence current is lower than the setting [I_PSBR] before general fault detector element
operates.
As shown in figure below, assume normal load impedance locates at position 1, and the
impedance under current “I_PSBR” locates at position 2, if the condition for FD PSBR mentioned
above operates, it means FD operates between point 1, point 2 and point 3 as example, then FD
PSBR will operate for 160ms.
[I_PSBR]
FD
Normal load
impedance
Point 1
Point 2
Point 3
2. Unsymmetrical fault PSBR element
The operation criterion:
I0+I2>m×I1
The “m”, an empirical value, is internal fixed coefficient which can ensure UF PSBR operation

Date: 2014-03-05
3 Operation Theory
during power swing with internal unsymmetrical fault, while no operation during power swing or
power swing with external fault.
This decision mainly utilizes the "discrepancy" that there is no negative-sequence or

zero-sequence current during power swing, and there are negative-sequence and zero-sequence
currents in case of asymmetric fault. In addition, value of m is used to differentiate internal
asymmetric fault and external asymmetric fault in case of power swing.
 In case of power swing or both power swing and external fault, asymmetric fault discriminating
element will not operate and distance protection will be blocked:
In case of power swing but no fault, I0 and I2 are near zero, but I1 is very large. Asymmetric fault
discriminating element will not operate.
In case of both power swing and external fault, if center of power swing is in scope of protection,
both phase-to-phase and grounding impedance relays may operate. At this time, selection of
value of m is used to ensure no operation of asymmetric fault discriminating element, blocking of
distance protection, and no incorrect operation without selectivity. If power swing center is not on
this line, distance protection will not operate incorrectly without selectivity due to power swing.
 In case of internal asymmetric fault, asymmetric fault discriminating element operates and
distance protection will be release to clear internal fault:
In case of both power swing and internal fault, if at the instant of short circuit, system electric
potential angle is not laid out, asymmetric fault discriminating element will operate at once. If at the
instant of short circuit, system electric potential angle is laid out, asymmetric fault discriminating
element will operate when system angle gradually decreases, or local side tripping may be
activated after immediate operation of opposite side asymmetric fault discriminating element and
releasing of distance protection tripping. In case of normal internal asymmetric phase-to-phase or
grounding fault in the system, relatively large zero-sequence or negative-sequence component will
exist. At this time, the above equation is true and distance protection will be released.
3. Symmetrical fault PSBR element
If a three-phase fault occurs and FD PSBR is invalid (160ms after FD operates), neither FD PSBR
nor UF PSBR will be able to release the distance protection. Thus, SF PSBR is provided for this
case specially. This detection is based on measuring the voltage at power swing center, during
power swing, U1cosΦ will constantly change periodically.
UOS=U1×COSΦ
Where:
Φ: the angle between positive sequence voltage and current
U1: the positive sequence voltage
As shown in the figure below, assume system connection impedance angle of 90°, current vector
will be perpendicular to the line connecting E M and EN, and have the same phase as power swing
center voltage. During normal operation of system or power swing, U1cosΦ just reflects

Date: 2014-03-05
3 Operation Theory
positive-sequence voltage of power swing center. In case of 3-phase short circuit, U1cosΦ is
voltage drop on arc resistor, transition resistance is arc resistance, and voltage drop on arc resistor
is less than 5%UN. In actual system, line impedance angle is not 90°. Through compensation of
angle Φ, power swing center voltage can be measured accurately. After compensation, power
swing center voltage is U1cos(Φ＋90o－ΦL), where ΦL is line impedance angle.
I
EM U EN
UOS
During power swing, power swing center voltage U 1cosΦ has the following characteristics: When
electric potential phase angle difference between power supplies at two sides is 180o, U1cosΦ＝0
and change rate dU1cosΦ/dt is the maximum. When this phase angle difference is near 0 o, power
swing center voltage change rate dU 1cosΦ/dt is the minimum. During short circuit, U 1cosΦ
remains unchanged and dU1cosΦ/dt＝0. However, in early stage of short circuit when normal state
enters short circuit state, dU1cosΦ/dt is very large. Therefore, use of dU 1cosΦ/dt solely to
differentiate power swing and short circuit is not complete.
For these reasons, the method to release distance protection on condition that power swing center
voltage U1cosΦ is less than a setting and after a short delay can be used as symmetric fault
discriminating element. This element can accurately differentiate power swing and 3-phase short
circuit fault, and constitute a complete power swing blocking scheme with other elements. The
element to open distance protection if U 1cosΦ is less than a certain setting and after a delay is
easy to realize and has short delay, and can trip fault more quickly and accurately trip 3-phase
short circuit fault during power swing.
The criterion of SF PSBR element comprises the following two parts:
 when -0.03UN<UOS<0.08UN, the SF PSBR element will operate after 150ms.
 when -0.1UN<UOS<0.25UN, the SF PSBR element will operate after 500ms.
The second criterion is a backup of the first criterion allowing longer monitoring period of voltage
variation.
To reduce the time delay for SF PSBR element during power swing, the change rate of voltage at
power swing center is also used which can release SF PSBR element quickly for the fault occurred
during power swing. The typical release time is less than 60ms.

Date: 2014-03-05
3 Operation Theory
21M
21M.En_PSBR 21M.Z1.Rls_PSBR
21M.Blk_PSBR 21M.Z2.Rls_PSBR
21M.Z3.Rls_PSBR
21Q
21Q.En_PSBR 21Q.Z1.Rls_PSBR
21Q.Blk_PSBR 21Q.Z2.Rls_PSBR
21Q.Z3.Rls_PSBR
3.6.8.2 I/O Signals
Table 3.6-11 I/O signals of PSBR

1 21M.En_PSBR Enabling power swing blocking releasing (Mho characteristic)
2 21Q.En_PSBR Enabling power swing blocking releasing (Quad characteristic)
3 21M.Blk_PSBR Blocking power swing blocking releasing (Mho characteristic)
4 21Q.Blk_PSBR Blocking power swing blocking releasing (Quad characteristic)
1 21M.Z1.Rls_PSBR PSBR operates to release zone 1 (Mho characteristic)
2 21Q.Z1.Rls_PSBR PSBR operates to release zone 1 (Quad characteristic)

Date: 2014-03-05
3 Operation Theory
3.6.8.3 Logic
SIG Y.En_PSBR &

Y.Enable_PSBR
SIG Y.Blk_PSBR
SIG FD.Pkp
SIG Y.Enable_PSBR &

>=1
EN [Y.Zx .En_PSBR]
SIG symmetrical |U1cosΦ|< t 0ms
Unblocking for SF
>=1 &
Y.Zx.Rls_PSBR
Unblocking for UF
>=1
SIG Unsymmetrical |I0|+|I2|>

&
SIG Y.Zx.Flg_PSBR
SET I1>[Y.I_PSBR] & &

0 160ms >=1
SIG FD.Pkp
SIG Y.Zx.Flg_PSBR
Figure 3.6-38 Logic diagram of PSBR
Y: 21M or 21Q
x: 1, 2 or 3
Y.Zx.Flg_PSBR: Please refer to Figure 3.6-26~Figure 3.6-29, Figure 3.6-33~Figure 3.6-36.
3.6.8.4 Settings
Table 3.6-12 Settings of PSBR

distance protection controlled by
1 21M.Z1.En_PSBR 0 or 1 PSBR (Mho characteristic)
0: disable
1: enable
2 21Q.Z1.En_PSBR 0 or 1 distance protection controlled by
PSBR (Quad characteristic)

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
0: disable
1: enable
4 21Q.Z2.En_PSBR 0 or 1 PSBR (Quad characteristic)
0: disable
1: enable
0: disable
1: enable
6 21Q.Z3.En_PSBR 0 or 1 PSBR (Quad characteristic)
0: disable
1: enable
Current setting for power swing
7 21M.I_PSBR (0.050~30.000)×In 0.001 A
blocking (Mho characteristic)
Current setting for power swing
8 21Q.I_PSBR (0.050~30.000)×In 0.001 A
blocking (Quad characteristic)
3.6.9 Distance SOTF Protection
When the circuit breaker is closed manually or automatically, it is possible to switch on to a fault.
This is especially critical if the line in the remote station is grounded, since the distance protection
would not clear the fault until overreach zones (zone 2 and/or zone 3) time delays have elapsed. In
this situation, however, the fastest possible clearance is required.
The SOTF (switch onto fault) protection is a complementary function to the distance protection.
With distance SOTF protection, a fast trip is achieved for a fault on the whole line, when the line is
being energized. It shall be responsive to all types of faults anywhere within the protected line.

Date: 2014-03-05
3 Operation Theory
21SOTF
21SOTF.En 21SOTF.On
21SOTF.Blk 21SOTF.Op
21SOTF.Op_PDF
3.6.9.2 I/O Signals
Table 3.6-13 I/O signals of distance SOTF protection

Distance SOTF protection enabling input, it is triggered from binary input or
1 21SOTF.En
Distance SOTF protection blocking input, it is triggered from binary input or
2 21SOTF.Blk
Accelerate distance protection to trip when manual closing or auto-reclosing to
1 21SOTF.Op
fault
Accelerate distance protection to trip when another fault happened under pole
2 21SOTF.Op_PDF
discrepancy conditions
3 21SOTF.On Accelerate distance protection is enabled.
3.6.9.3 Logic
SIG 21SOTF.En &

&
SIG 21SOTF.Blk 21SOTF.On
EN [21SOTF.En]
Figure 3.6-39 Logic diagram of enabling distance SOTF protection
Distance SOTF protection can be enabled or disabled, and can be initiated by several cases,
including manual closing signal, 3-pole reclosing, 1-pole reclosing and pole discrepancy
conditions.

Date: 2014-03-05
3 Operation Theory
BI [52b_PhA]
>=1
BI [52b_PhB]
BI [52b_PhC]
&
SIG FD.Pkp >=1
0 400ms Manual closing signal
EN [SOTF.Opt_Mode_ManCls]=1 or 2
EN [SOTF.Opt_Mode_ManCls]=0 or 2 &
BI ManCls
&
EN [21SOTF.En_ManCls] &
[21SOTF.t_ManCls] 0 21SOTF.Op
EN [21SOTF.Z2.En_ManCls] &
SIG Y.Z2.Flg_PSBR
EN [21SOTF.Z3.En_ManCls] & >=1
SIG Y.Z3.Flg_PSBR
EN [21SOTF.Z4.En_ManCls] &
SIG Y.Z4.Flg_PSBR
SIG 21SOTF.On &
SIG FD.Pkp
Figure 3.6-40 Logic diagram of distance SOTF protection by manual closing signal
When the circuit breaker is in open position while the device does not pick up, or external manual
closing binary input is energized, then manual closing signal will be kept for 400ms, which will
enable SOTF logic only for 400ms.

Date: 2014-03-05
3 Operation Theory
SIG FD.Pkp &
SIG 21SOTF.On
EN [21SOTF.En_3PAR] &
SIG 3-pole reclosing signal
EN [21SOTF.Z2.En_3PAR] &
SIG Y.Z2.Flg_PSBR
>=1
EN [21SOTF.Z2.En_PSBR] &
SIG Y.Z2.Rls_PSBR
&
EN [21SOTF.Z3.En_3PAR] & & [21SOTF.t_3PAR] 0 >=1
>=1 >=1 21SOTF.Op
SIG Y.Z3.Flg_PSBR
SIG Y.Z3.Rls_PSBR
EN [21SOTF.Z4.En_3PAR] &
SIG Y.Z4.Flg_PSBR
>=1
SIG Y.Z4.Rls_PSBR
EN [21SOTF.En_1PAR]
&
& [21SOTF.t_1PAR] 0
SIG PD signal
SIG Y.Z2.Rls_PSBR
Figure 3.6-41 Logic diagram of distance SOTF protection by 1-pole or 3-pole AR
For single-phase permanent fault, distance SOTF protection for 1-pole reclosing onto the faulty
phase will trip three-phase circuit breaker.

Date: 2014-03-05
3 Operation Theory
SIG 21SOTF.On &
SIG FD.Pkp
&
EN [21SOTF.En_PDF] [21SOTF.t_PDF] 0 21SOTF.Op_PDF
SIG Y.Z2.Rls_PSBR (Phase A)

&
SIG PD signal (Phase A）
SIG PD signal (Phase B or C）
SIG Y.Z2.Rls_PSBR (Phase B)

& >=1
SIG PD signal (Phase B）
SIG PD signal (Phase A or C）
SIG Y.Z2.Rls_PSBR (Phase C)

&
SIG PD signal (Phase C）
SIG PD signal (Phase A or B）
Figure 3.6-42 Logic diagram of distance SOTF protection by PD condition
Under pole discrepancy condition after single-phase tripping, distance SOTF protection will
accelerate to operate if another fault happens to the healthy phase.
Y: 21M or 21Q
3.6.9.4 Settings
Table 3.6-14 Settings of distance SOTF protection

Enabling/disabling distance SOTF
protection
1 21SOTF.En 0 or 1
0: disable
1: enable
distance SOTF protection for
2 21SOTF.Z2.En_ManCls 0 or 1 manual closing
1: enable
0: disable
3 21SOTF.Z3.En_ManCls 0 or 1 manual closing
1: enable
0: disable
4 21SOTF.Z4.En_ManCls 0 or 1 distance SOTF protection for
manual closing

Date: 2014-03-05
3 Operation Theory
1: enable
0: disable
5 21SOTF.Z2.En_3PAR 0 or 1 3-pole reclosing
1: enable
0: disable
1: enable
0: disable
1: enable
0: disable
Enabling/disabling zone 2
controlled by PSB of distance
SOTF protection for 3-pole
8 21SOTF.Z2.En_PSBR 0 or 1
reclosing
1: enable
0: disable
reclosing
1: enable
0: disable
reclosing
1: enable
0: disable
Enabling/disabling distance SOTF
protection under pole discrepancy
11 21SOTF.En_PDF 0 or 1 conditions
1: enable
0: disable
Time delay of distance protection
12 21SOTF.t_PDF 0.000~10.000 0.001 s operating under pole discrepancy
conditions
13 SOTF.Opt_Mode_ManCls 0, 1 or 2 Option of manual SOTF mode

Date: 2014-03-05
3 Operation Theory
0: initiated by input signal of

manual closing
1: initiated by CB position
2: initiated by either input signal of
manual closing or CB position
Table 3.6-15 Internal settings of distance SOTF protection
No. Name Default Value Unit Remark

Enabling/disabling distance SOTF protection for
manual closing
1 21SOTF.En_ManCls 1
0: disable
1: enable
Time delay of distance protection accelerating to
2 21SOTF.t_ManCls 0.025 s
trip when manual closing
3-pole reclosing
3 21SOTF.En_3PAR 1
0: disable
1: enable
4 21SOTF.t_3PAR 0.025 s
trip when 3-pole reclosing
1-pole reclosing
5 21SOTF.En_1PAR 1
0: disable
1: enable
6 21SOTF.t_1PAR 0.025 s
trip when 1-pole reclosing
3.7 Optical Pilot Channel

The devices can transmit permissive signal, blocking signal, transfer signal and transfer trip used
by current differential protection via optical fibre channel. The communication rate can be 64kbits/s
or 2048kbits/s via optional dedicated optical fibre channel or multiplex channel. By the setting
[FO.Protocol], the device can support G.703 or C37.94.

Besides current and voltage, 8 digital bits are integrated in each frame of transmission message
for various applications. Each received message frame via fibre optical channel will pass through
security check to ensure the integrity of the message consistently.
8 binary signals are configurable. The communication channel can be configured as single
channel mode or as dual channels mode. (FOx, x can be 1 or 2) according to the optical pilot
channel module selected.

Date: 2014-03-05
3 Operation Theory
3.7.2.1 Channel Interface
The modules can communicate in two modes via multiplexer or dedicated optical fibre.
Communication through dedicated fibre is usually recommended unless the received power does
not meet with the requirement.
Channel of 64kbits/s or 2048kbits/s via dedicated fibre is shown in Figure 3.7-1 and Figure 3.7-2.
Two fibre cores of optical cable are dedicated to current differential protection.
Two fibre cores of optical cable are normally in service, and all data are exchanged via the other
healthy core if one core is failed.
Max 2km for 62.5/125um multi-mode FO C37.94 (N*64kbits/s)
TX RX
PCS-931 PCS-931
RX TX
ST connectors ST connectors
Figure 3.7-1 Direct optical link up to 2km with 850nm
Max 40km/100km for 9/125um single-mode FO
TX RX
PCS-931 PCS-931
RX TX
FC connectors FC connectors
Figure 3.7-2 Direct optical link up to 40km with 1310nm or up to 100km with 1550nm
Channel of 64kbits/s or 2048kbits/s via multiplexer is shown in Figure 3.7-3, Figure 3.7-4 and
Figure 3.7-5.
C37.94 (N*64kbits/s)
Communication convertor
Multi-mode FO
E Interface
TX RX Link to
PCS-931 communicate
RX TX device
O
ST connectors ST connectors
Figure 3.7-3 Connect to a communication network via communication convertor

Date: 2014-03-05
3 Operation Theory
G.703 (64kbits/s)
MUX-64
Single-mode FO
E Interface
TX RX Link to
PCS-931 communicate
RX TX device
O
Figure 3.7-4 Connect to a communication network via MUX-64
G.703-E1 (2048kbits/s)
MUX-2M
Single-mode FO
E Interface
TX RX Link to
PCS-931 communicate
RX TX device
O
Figure 3.7-5 Connect to a communication network via MUX-2M
The protection transmission data format is shown as following table.
Bit Data Frame Description
High Format The header of transmission data format

LocID The identity code of local device
Ia
Ib Three phase current
Ic
Time Time for synchronising
FO.Send1~FO.Send8 The eight signals sent by channel
Inter-trip (phase A/B/C) Please refer to section 3.8.5.7 for the explanation
Permissive signal (phase A/B/C) Please refer to section 3.8.5.9 for the explanation
Enable DIFF Differential protection at both sides are enabled
low CRC
3.7.2.2 Communication Clock
Valid messages exchange is key factor for current differential protection.
The device transmits and receives messages based on respective clocks, which are called
transmit clock (i.e. clock TX) and receive clock (i.e. clock RX) respectively. Clock RX is fixed to be
extracted from message frame, which can ensure no slip frame and no error message received.

Date: 2014-03-05
3 Operation Theory
Clock TX has two options:
1. Use internal crystal clock, which is called internal clock. (master clock)
2. Use external clock. (slave clock)
Depend on the clock used by the device at both ends, there are three modes.
1. Master-master mode
Both ends use internal clock.
2. Slave-slave mode
Both ends use external clock.
3. Master-slave mode
One of them uses internal clock, the other uses external clock
The logic setting [FOx.En_IntClock] is used in current differential protection to select the
communication clock. The internal clock is enabled automatically when the logic setting
[FOx.En_IntClock] is set as “1”. Contrarily, the external clock is enabled automatically when the
logic setting [FOx.En_IntClock] is set to “0”.
If the device uses multiplex PCM channel, logic setting [FOx.En_IntClock] at both ends should be
set as “0” (Mode 2). If the device uses dedicated optical fibre channel, clock Mode 1 and Mode 3
can be used. Mode 1 is recommended in considering simplification to user, i.e. logic setting
[FOx.En_IntClock] at both ends should be set as “1”.
3.7.2.3 Identity Code
In order to ensure reliability of the device when digital communication channel is applied, settings
[FO.LocID] and [FO.RmtID] are provided as identity code to distinguish uniquely the device at
remote end using same channel.
Under normal conditions, the identity code of the device at local end should be different with that at
remote end. In addition, it is recommended that the identity code of all devices, i.e., the setting
[FO.LocID], should be unique in the power grid. The setting range is from 0 to 65535. Only for loop
test, they are set as the same.
The setting [FO.LocID] of the device at an end should be the same as the setting [FO.RmtID] of
the device at opposite end and the greater [FO.LocID] between the two ends is chosen as a
master end for sampling synchronism, the smaller [FO.LocID] is slave end. If the setting [FO.LocID]
is set the same as [FO.RmtID], that implies the device in loopback testing state.
The setting [FO.LocID] is packaged in the message frame and transmitted to the remote end.
When the [FO.LocID] of the device at remote end received by local device is same to the setting
[FO.RmtID] of local device, the message received from the remote end is valid, and protection
information involved in message is read. When these settings are not matched, the message is
considered as invalid and protection information involved in message is ignored, corresponding
alarms will be issued.

Date: 2014-03-05
3 Operation Theory
3.7.2.4 Channel Statistics
The device has the function of on-line channel monitoring and channel statistics. It can produce
channel statistic report automatically at 9:00 every day and the report can be printed for operator
to check the channel quality. The monitoring contents of channel status are shown as follows, and
they can be viewed by the menu “Main Menu→Test→Prot Ch Counter→Chx Counter”.
1. FOx.StartTime (starting time)
It shows the starting time of the channel status statistics of the device at local end.
2. FO.RmtID (ID code of the remote end)
It shows the ID information received by the device at local end now.
3. FOx.t_ChLag (propagation delay of channel x)
It shows the calculated communication channel time delay of the device at local end now (unit: us).
The calculation is based on the assumption of same channel path for to and from remote end. The
device measures propagation delay of communication channel based on the below principle.
Side S transmits a frame of message to side M, and meanwhile records the transmitting time “tss”
on the basis of clock on side S. When side M receives the message, it will record receiving time
“tmr” of the message with its own clock, and return a frame of message to side S at next fixed
transmitting time, meanwhile data of “tms-tmr” is included in the frame of message. Side S will
receive the message from side M at the time “tsr” and obtain the data of “tms-tmr”.
Therefore, the propagation delay of the channel “Td” is obtained through calculation:
(t sr  t ss )  (t ms  t mr )
Td 
2
By using the above calculated “Td”, the device automatically compensate time synchronization of
sampling data at each end and transimission time lag.
T1
tss tsr "S"
tmr tms "M"

Td T2
Figure 3.7-6 Schematic diagram of communication channel time

Date: 2014-03-05
3 Operation Theory
4. FOx.N_CRCFail (total number of error frame of channel x)
It shows the total number of the error frames of the device at local end from starting time of
channel statistics until now. Error frame means that this frame fails in CRC check.
5. FOx.N_FramErr (total number of abnormal messages of channel x)
It shows the total number of abnormal messages of the device at local end from starting time of
channel statistics until now.
6. FOx.N_FramLoss (total number of lost frames of channel x)
It shows the total number of the lost frames of the device at local end from starting time of channel
statistics until now.
7. FOx.N_RmtAbnor (total number of abnormal messages from the remote end of channel x)
It shows the total number of abnormal messages received from the remote end from starting time
of channel statistics until now.
8. FOx.N_CRCFailSec (total number of serious error frames of channel x)
It shows the total number of serious error frame seconds of the device at local end from starting
time of the channel statistics until now.
9. FOx.N_LossSyn (total number of loss synchronous of channel x)
It shows the total number of loss synchronous of the device at local end from starting time of the
channel statistics until now.
FOx
FOx.En FOx.On
FOx.Send1 FOx.Recv1
FOx.Send2 FOx.Recv2
FOx.Send3 FOx.Recv3
FOx.Send4 FOx.Recv4
FOx.Send5 FOx.Recv5
FOx.Send6 FOx.Recv6
FOx.Send7 FOx.Recv7
FOx.Send8 FOx.Recv8
FOx.Alm
FOx.Alm_ID

Date: 2014-03-05
3 Operation Theory
3.7.4 I/O Signals

Table 3.7-1 I/O signals of pilot channel

1 FOx.En Enabling channel x
2 FOx.Send1 Sending signal 1 of channel x
1 FOx.On Channel x is enabled.
1 FOx.Recv1 Receiving signal 1 of channel x
9 FOx.Alm Channel x is abnormal
Received ID from the remote end is not as same as the setting [FO.RmtID] of
10 FOx.Alm_ID
the device in local end
3.7.5 Logic
SIG Receiving transfer signal n from remote side &

FOx.Recvn
SIG FOx.Alm >=1
SIG FOx.Alm_ID
SIG FOx.En &

FOx.On
EN FOx.En
Figure 3.7-7 Logic diagram of receiving signal n
Where:
n can be 1~8

Date: 2014-03-05
3 Operation Theory
3.7.6 Settings
Table 3.7-2 Settings of pilot channel

1 FO.LocID 0-65535 1 Identity code of the device at local end
2 FO.RmtID 0-65535 1 Identity code of the device at remote end
G.703 It is used to select protocol type, G.703 or

3 FO.Protocol
C37.94 C37.94
4 FO.BaudRate 64 or 2048 kbps Baud rate of optical pilot channel
Option of internal clock or external clock

5 FOx.En_IntClock 0 or 1 0: external clock
1: internal clock
Enabling/disabling channel x
6 FOx.En 0 or 1 0: disable
1: enable
3.8 Current Differential Protection

Current differential protection can be used as main protection of EHV and HV overhead line or
cable. It includes phase-segregated current differential protection and neutral current differential
protection.
Current differential protection exchanges information among ends through communication

channel. The device can flexibly select dedicated optical fibre channel or multiplex channel. The
device calculates channel propagation delay continuously, and adjust sampling instant to ensure
synchronization of sampled values at both ends. The channel propagation delay is calculated on
the basis of the same route for sending and receiving channels.
The communication rate used by the device is 64kbits/s or 2048kbits/s. The maximum tolerable
one-way channel propagation delay is 20ms. A transfer trip and two transfer signals can be sent to
the remote end to fulfill some auxiliary functions via a communication channel.
The sensitivity of current differential protection is maintained for long lines by capacitive current
compensation. However, line voltage is required for capacitive current compensation and it will be
disabled automatically if no voltage is input or VT circuit fails.

The communication channel between two devices is monitored and its propagation delay is
measured continuously. Once channel failure is detected, the current differential protection will be
blocked automatically.
The detailed channel status, including channel delay, current from the remote end and differential
current, can be displayed on the LCD.

Date: 2014-03-05
3 Operation Theory
Current differential protection comprises three elements:
 DPFC current differential element (2 stages)
 Steady-state current differential element (2 stages)
 Neutral current differential element (1 stage)
3.8.2.1 DPFC Current Differential Element (Stage 1)
DPFC (Deviation of Power Frequency Component) percent differential element only reflects fault
components which can perform a sensitive protection for the transmission line. Lab test shows that it is
more sensitive in the heavy load condition than the conventional percent differential element.
Operation criteria:
ΔIDiffΦ  0.75  ΔIBias Φ

 Equation 3.8-1
ΔIDiffΦ  IH
Where:
ΔIDiffΦ : The DPFC differential current ( ΔIDiffΦ  ΔIMΦ  ΔINΦ )
ΔIBiasΦ : The DPFC restraint current ( ΔIBiasΦ  ΔIMΦ  ΔINΦ )
1.5U N
IH : Max(1.5×[87L.I_Pkp], )
X C1L
The calculation of DPFC restraint current and differential current is phase-segregated. In these
summations, charging current is eliminated from the phase currents by the charging current
compensation function, so it is not needed to consider capacitive current during disturbance status
for current differential setting threashold.
Operation characteristic curve is shown as following figure.

Date: 2014-03-05
3 Operation Theory
ΔIDiff
k=1
k=0.75
IH
ΔIBias
Figure 3.8-1 Operation characteristic of DPFC current differential element
Due to high slope of DPFC percent differential protection, differential protection has higher ability
of anti-CT saturation. Meanwhile, the load current won’t affect the sensitivity of DPFC differential
elements, so the sensitivity is very high even for high impedance fault under heavy load.
3.8.2.2 DPFC Current Differential Element (Stage 2)
Operation criteria:
ΔIDiffΦ  0.75  ΔIBias Φ

 Equation 3.8-2
ΔIDiffΦ  IQ
Where:
1.25U N
IQ : Max([87L.I_Pkp], )
X C1L
ΔIDiffΦ and ΔIBias Φ are the same as those mentioned above.

Date: 2014-03-05
3 Operation Theory
ΔIDiff
k=1
k=0.75
IQ
ΔIBias
Figure 3.8-2 Operation characteristic of DPFC current differential element
When the above criterion is met, the stage 2 of DPFC current differential element will operate after
1¼ cycles.
3.8.2.3 Steady-state Current Differential Element (stage 1)
Operation criteria:
IDiffΦ  0.6  IBias Φ

 Equation 3.8-3
IDiffΦ  IH
Where:
IDiffΦ : The phase differential current ( IDiffΦ  IMΦ  INΦ )
IBiasΦ : The phase restraint current ( IBiasΦ  IMΦ  INΦ )
1.5U N
IH : Max(1.5×[87L.I_Pkp], )
X C1L
Calculation of steady-state restraint current and differential current is phase-segregated. In these

summations, charging current is eliminated from phase currents by the charging current
compensation function. so it is not needed to consider capacitive current during disturbance status
for current differential setting threashold

Date: 2014-03-05
3 Operation Theory
IDiffΦ
k=0.6
IH
IBiasΦ
Figure 3.8-3 Operation characteristic of steady-state current differential element
3.8.2.4 Steady-state Current Differential Element (stage 2)
Operation criteria:
 IDiffΦ  0.6  IBias Φ

 Equation 3.8-4
 IDiffΦ  IM
Where:
1.25U N
IM : Max([87L.I_Pkp], )
X C1L
IDiffΦ and IBias Φ are the same as those mentioned above.

Date: 2014-03-05
3 Operation Theory
IDiffΦ
k=0.6
IM
IBiasΦ
Figure 3.8-4 Operation characteristic of steady-state current differential element
When the above criterion is met, the stage 2 of steady-state differential current relay will operate
after 1¼ cycles.
3.8.2.5 Neutral Current Differential Element
The sensitivity of steady-state differential current element is too low for the slight fault during heavy
load, and DPFC current differential element can only reflect the slight fault during heavy load, but low
for the slow changing fault due to the small change of fault component. Neutral current differential
element can be very sensitive to this kind of fault.
Operation criteria:
IDiff0  0.75  IBias0


IDiff0  IM
 Equation 3.8-5
IDiffΦ  0.15  IBias Φ
IDiffΦ  IM

Where:
IDiff0 : The neutral differential current
IDiffΦ : The phase differential current
IBias0 : The neutral restraint current ( IBias0  IM0  IN0 )
IM : [87L.I_Pkp]

Date: 2014-03-05
3 Operation Theory
IBiasΦ is the same to those mentioned above
In these summations, charging current is eliminated from the phase currents by the charging current
compensation function. So it is not needed to consider capacitive current during disturbance status for
setting threashold
IDiff0
k=0.75
IM
IBias0
Figure 3.8-5 Operation characteristic of neutral current differential element
Due to high slope of neutral current differential protection, differential protection has higher ability
of anti-CT saturation. When the above criterion is met, the neutral current differential relay will
operate with a time delay (controlled by an internal setting, default value is 40ms).
3.8.2.6 Capacitive Current Compensation
For the long transmission line whose capacitive current is very large, in order to increase the
sensitivity of current differential element especially for an earth fault associated with high fault
resistance, capacitive current must be compensated to eliminate the effect that capacitive current
has on differential current. The traditional method of compensating capacitive current can only
compensate steady-state capacitive current. However, during the transient period, such as circuit
energization (as shown in below figure), external fault clearance, etc., there is large transient
capacitive current in the line.

Date: 2014-03-05
3 Operation Theory
The traditional method cannot compensate the capacitive current completely, hence, a new
method is adopted to compensate transient component of capacitive current.
1. For long transmission line without shunt reactor
Phase capacitive current of line can be derived from “∏” equivalent circuit. Under normal condition,
circuit energization and external fault clearance, not only steady-state component but also
transient component of capacitive current can be compensated. It can improve the sensitivity of
current differential protection.
M ZL N
A
ZL
B
ZL
C
Figure 3.8-6 ∏ equivalent circuit
For various system frequencies, the capacitive current which is shown in above figure can be
calculated by:
du c
ic  C Equation 3.8-6
dt
Where:
i c : Capacitive current flowing through each capacitor
C : Capacitance value
uc : Voltage across capacitors
Based on the result of above equation, i.e. Equation 3.8-6, capacitance of each phase can be gained.
2. For long transmission line with shunt reactor

Date: 2014-03-05
3 Operation Theory
Because a part of capacitive current has been compensated by shunt reactor, reactive current IL
must be subtracted from capacitive current calculated by above equation, i.e. Equation 3.8-6.
Lp
ua
iLa
uL
Lf uf
ub
iLb
iL
uc
iLc
Figure 3.8-7 Equivalent circuit of shunt reactor
The current and voltage of reactor have the following relation:
diL (t)
UL (t) - Uf (t)  LP Equation 3.8-7
dt
To perform integral operation from t to t-∆t, iL can be calculated by:
 U (t)  U (t)dt
1 t
iL (t)  iL (t - Δt)  L f Equation 3.8-8
LP t  Δt
Then,
du c
ic  C  iL (t) Equation 3.8-9
dt
3. For short transmission line
Capacitive current is very small, the sensitivity of current differential protection can still meet the
requirement. The function, capacitive current compensation, will be disabled automatically if
differential current is smaller than 0.1In.
4. Transient capacitive current compensation
If transient capacitive current compensation is adopted, according to Equation 3.8-6 and Equation
3.8-9, the compensated transient capactive current of each side is calculated, then the transient
differential current and restraint current after compensation is calculated, so differential protection
function can be accomplished.
3.8.2.7 CT Supervision
If CT circuit fails, an alarm will be issued with a time delay. When CT circuit failure occurs at one
end, FD and current differential protection on the end might operate. However, FD on another end
will not operate and not send any permissive signal of current differential protection. Therefore, the
current differential protection will not maloperate. Meanwhile the healthy end will issue alarm
signal [87L.Alm_Diff_FO1] which will be treated as the same as the alarm [CTS.Alm].
However, if CT circuit failure associated with internal fault or pickup due to system disturbance is

Date: 2014-03-05
3 Operation Theory
detected, the device will show two kinds of behavior.
If logic setting [87L.En_CTS_Blk] (differential protection being blocked during CT circuit failure) is
set as “1”, the current differential protection will be blocked.
If logic setting [87L.En_CTS_Blk] is set as “0” and the current differential current of the faulty
phase is more than the differential current setting [87L.I_Pkp_CTS] during CT circuit failure, the
current differential protection will operate with alarm signal being issued at the same time.
3.8.2.8 CT Saturation
Two detectors are used to prevent undesired tripping caused by severe CT saturation during
external close up fault. If the differential current is determined to be caused by CT saturation, the
device will block differential protection to prevent mal-operation.
1. High restraint coefficient and self-adaptive floating restraint threshold
Due to high slope of DPFC percent differential protection, differential protection has higher ability
of anti-CT saturation. For external fault as following figure, the restraint current will be able to
reflect the real quantity of system for a short time after current cross zero point and can be used as
the restraint current after CT enters into saturation status by the use of self-adaptive floating
threshold technology.
Fault-Current-SideA
10
0
A
-5
-10
0 20 40 60 80 100 120 140
Fault-Current-SideB
20
10
A
-10
0 20 40 60 80 100 120 140
Diff-Current
20
10
A
-10
0 20 40 60 80 100 120 140
Restraint-Current
20
CT
10
0
A
-10
-20
0 20 40 60 80 100 120 140
(During external fault)
Figure 3.8-8 Relation between CT saturation differential current and restraint current
2. Asynchronous method: as shown in Figure 3.8-8, there is a short time before CT is saturated
after fault current cross zero point, during the period, CT can convert fault current accurately,
so there is restraint current but no differential current, the congruent relationship between
increased differential current and increased restraint current is used to judge if there is a
internal or external fault, strong anti-saturation ability can be get according to this method.

Date: 2014-03-05
3 Operation Theory
The above methods can prevent current differential protection from mal-operation if there is more
than 1/4 cycle before CT is saturated.
3.8.2.9 Synchronous Sampling
Between both ends, the device with greater ID code, normally called “master”, is taken as
reference, the device on the other end with smaller ID code, normally called “slave”, adjusts the
sampling interval to synchronization with “master”. The devices exchange synchronization
sampled values via communication channels.
The preconditions for synchronization sampling of the devices between both ends include:
1. The maximum unidirectional channel propagation delay ≤20ms.
2. The sending and receiving channels are of same route or same propagation delay (i.e. the
propagation delay of the two directions shall be equivalent).
Please refer to section 3.7 for more detail about optical pilot channel.
3.8.2.10 CT Ratio Adjust
If the ratio of CTs on two ends of the line is different, current of two ends must be corrected to one
reference value. PCS-931 regards local end as the referenced end, differential current and
restraint current can be calculated since the current of the remote end is corrected by the setting.
[87L.K_Cr_CT].
Setting principle: Suppose CT ratio, Terminal M: k M=IM1n : IM2n; Terminal N: kN=IN1n : IN2n
IM1n: primary rated current of terminal M, IM2n: secondary rated current of terminal M
IN1n: primary rated current of terminal N, IN2n: secondary rated current of terminal N
If IM1n>= IN1n
Terminal M: [87L.K_Cr_CT]=1.00
Terminal N: [87L.K_Cr_CT]=IN1n / IM1n
For example:
Terminal M: CT ratio=1250 : 5, the setting [87L.K_Cr_CT] is set as “0.5”
Terminal N: CT ratio=2500 : 1, the setting [87L.K_Cr_CT] is set as “1.0”
If current of terminal M is IM, current of terminal N is IN, the differential current and restraint current
calculated on terminal M is:
INΦ
I DiffΦ  IMΦ 
87L.K_Cr_CT
INΦ
I BiasΦ  IMΦ 
87L.K_Cr_CT

Date: 2014-03-05
3 Operation Theory
87L
87L.En1 87L.On
87L.En2 87L.Op
87L.Blk 87L.Op_A
87L.Op_B
87L.Op_C
87L.Op_DPFC1
87L.Op_DPFC2
87L.Op_Biased1
87L.Op_Biased2
87L.Op_Neutral
87L.Op_InterTrp
87L.FOx.Alm_Diff
87L.FOx.Alm_Comp
3.8.4 I/O Signals

Table 3.8-1 I/O signals of current differential protection

Current differential protection enabling input 1, it is triggered from binary input
1 87L.En1
Current differential protection enabling input 2, it can be a binary inputs or a
2 87L.En2
logic link.
Current differential protection blocking input, it is triggered from binary input or
3 87L.Blk
1 87L.On Current differential protection is enabled
Current differential protection operates, if any of them “[87L.Op_DPFC1],
2 87L.Op [87L.Op_DPFC2], [87L.Op_Biased1], [87L.Op_Biased2], [87L.Op_Neutral],
[87L.Op_InterTrp]” operates, then [87L.Op] will operate.
3 87L.Op_A Current differential protection of phase A operates
4 87L.Op_B Current differential protection of phase B operates
5 87L.Op_C Current differential protection of phase C operates
6 87L.Op_DPFC1 Stage 1 of DPFC current differential element operates
7 87L.Op_DPFC2 Stage 2 of DPFC current differential element operates
8 87L.Op_Biased1 Stage 1 of steady-state current differential element operates

Date: 2014-03-05
3 Operation Theory
9 87L.Op_Biased2 Stage 2 of steady-state current differential element operates

10 87L.Op_Neutral Zero-sequence current differential element operates
11 87L.Op_InterTrp Inter-tripping element operates
12 87L.FOx.Alm_Diff Differential current of channel x is abnormal
The settings [XC1] and [XC0] and differential current of the device for channel
13 87L.FOx.Alm_Comp x are mismatched. |IDiff_Actual|<0.7|IDiff_Cal| or |IDiff_Cal|<0.7|IDiff_Actual| under
normal condition.
3.8.5 Logic
3.8.5.1 Common Element
SIG [87L.En2]
&
SIG [87L.En1]
EN [87L.En]
&
Enable DIFF (Local end)
SIG [87L.Blk]
SIG [87L.En2]
&
SIG [87L.En1]
EN [87L.En]
&
Enable DIFF (Remote end)
SIG [87L.Blk]
Setting by the remote end
SIG Enable DIFF (Local end) &

87L.On
SIG Enable DIFF (Remote end)
Where:
Enable DIFF (Local end): local current differential protection is enabled
Enable DIFF (Remote end): remote current differential protection is enabled
SET IDiff>[87L.I_Pkp](A) &

Common differential condition (phase A)
SET IDiff>0.15×IBias(A)
SET IDiff>[87L.I_Pkp](B) &

Common differential condition (phase B)
SET IDiff>0.15×IBias(B)
SET IDiff>[87L.I_Pkp](C) &

Common differential condition (phase C)
SET IDiff>0.15×IBias(C)

Date: 2014-03-05
3 Operation Theory
Where:
IDiff: differential current
IBias: restraint current
A: phase A
B: phase B
C: phase C
SET IDiff>[87L.I_Pkp_CTS] &
EN [87L.En_CTS_Blk]
>=1
SIG CT circuit failure >=1
SIG 87L.FO1.Alm_Diff
&
SIG 87L.On
&
Differential condition 1 (phase A)
phase A
SIG Common differential condition
&
Differential condition 1 (phase B)
phase B
&
Differential condition 1 (phase C)
phase C
When these signals [87L.En1], [87L.En2] and logic setting [87L.En] are all “1” and the signal
[87L.Blk] is 0, the signal “Enable DIFF” is valid. They can be visible or invisible in the device
configured before ex-work according to project requirements. If they are invisible, the signal
“Enable DIFF (Local end)” is valid by default.
SIG Differential condition 1 (phase A) &

Differential condition 2 (phase A)
SIG DIFF permitted (phase A)
SIG Differential condition 1 (phase B) &

Differential condition 2 (phase B)
SIG DIFF permitted (phase B)
SIG Differential condition 1 (phase C) &

Differential condition 2 (phase C)
SIG DIFF permitted (phase C)
SIG FD.Pkp
DIFF permitted (phase A/B/C): current differential protection permissive signal for phase A/B/C

Date: 2014-03-05
3 Operation Theory
that received from the remote end via communication channel. Please refer to section 3.8.5.9
about the conditions to send permissive signal.
3.8.5.2 DPFC Differential Element (stage 1)

87L.Op_DPFC1 (phase A)
SIG DPFC DIFF1 (phase A)

87L.Op_DPFC1 (phase B)
SIG DPFC DIFF1 (phase B)

87L.Op_DPFC1 (phase C)
SIG DPFC DIFF1 (phase C)
EN [87L.En_DPFC1]
SIG 87L.Op_DPFC1 (phase A)

>=1
SIG 87L.Op_DPFC1 (phase B) 87L.Op_DPFC1
SIG 87L.Op_DPFC1 (phase C)
Where:
DPFC DIFF1: stage 1 of DPFC differential element
3.8.5.3 DPFC Differential Element (stage 2)

1¼ cycles 0ms 87L.Op_DPFC2 (phase A)
SIG DPFC DIFF2 (phase A)

1¼ cycles 0ms 87L.Op_DPFC2 (phase B)
SIG DPFC DIFF2 (phase B)

1¼ cycles 0ms 87L.Op_DPFC2 (phase C)
SIG DPFC DIFF2 (phase C)
EN [87L.En_DPFC2]
SIG 87L.Op_DPFC2 (phase A)

>=1
SIG 87L.Op_DPFC2 (phase B) 87L.Op_DPFC2
SIG 87L.Op_DPFC2 (phase C)
Where:
DPFC DIFF2: stage 2 of DPFC differential element

Date: 2014-03-05
3 Operation Theory
3.8.5.4 Steady-state Differential Element (stage 1)

87L.Op_Biased1 (phase A)
SIG Steady-state DIFF1 (phase A)

87L.Op_Biased1 (phase B)
SIG Steady-state DIFF1 (phase B)

87L.Op_Biased1 (phase C)
SIG Steady-state DIFF1 (phase C)
EN [87L.En_Biased1]
SIG 87L.Op_Biased1 (phase A)

>=1
SIG 87L.Op_Biased1 (phase B) 87L.Op_Biased1
SIG 87L.Op_Biased1 (phase C)
Where:
Steady-state DIFF1: stage 1 of steady-state differential element
3.8.5.5 Steady-state Differential Element (stage 2)

1¼ cycles 0ms 87L.Op_Biased2 (phase A)
SIG Steady-state DIFF2 (phase A)

1¼ cycles 0ms 87L.Op_Biased2 (phase B)
SIG Steady-state DIFF2 (phase B)

1¼ cycles 0ms 87L.Op_Biased2 (phase C)
SIG Steady-state DIFF2 (phase C)
EN [87L.En_Biased2]
SIG 87L.Op_Biased2 (phase A)

>=1
SIG 87L.Op_Biased2 (phase B) 87L.Op_Biased2
SIG 87L.Op_Biased2 (phase C)
Where:
Steady-state DIFF2: stage 2 of steady-state differential element

Date: 2014-03-05
3 Operation Theory
3.8.5.6 Neutral Current Differential Element

t 0ms 87L.Op_Neutral (phase A)
SIG REF DIFF (phase A)

t 0ms 87L.Op_Neutral (phase B)
SIG REF DIFF (phase B)

t 0ms 87L.Op_Neutral (phase C)
SIG REF DIFF (phase C)
EN [87L.En_Neutral]
SIG 87L.Op_Neutral (phase A)

>=1
SIG 87L.Op_Neutral (phase B) 87L.Op_Neutral
SIG 87L.Op_Neutral (phase C)
3.8.5.7 Differential Inter-trip Element
When a fault associated with high resistance occurrs in the outlet of long transmission line, the
device of local end, which is near the fault, can pick up immediately, but, considering the influence
of a considerable power source, the device of the remote end, which is far from the fault, can not
pick up due to inapparent fault component. In order to avoid this case, any protection (such as
distance protection, overcurrent protection and etc.) of local end operates, inter-trip signal of
corresponding phase will be sent to the remote end. After receiving the inter-trip signal, the device
of the remote end can pick up, if corresponding differential condition is met and the setting
[87L.En_InterTrp] is set as “1”, the faulty phase will be inter-tripped.

10ms 0ms 87L.Op_InterTrp (phase A)
SIG Inter-trip element (phase A)

10ms 0ms 87L.Op_InterTrp (phase B)
SIG Inter-trip element (phase B)

10ms 0ms 87L.Op_InterTrp (phase C)
SIG Inter-trip element (phase C)
EN [87L.En_InterTrp]
SIG 87L.Op_InterTrp (phase A)

>=1
SIG 87L.Op_InterTrp (phase B) 87L.Op_InterTrp
SIG 87L.Op_InterTrp (phase C)

Date: 2014-03-05
3 Operation Theory
3.8.5.8 Weak Infeed
SIG 3U0>1V >=1
SIG 3U2>6V
SIG UA<0.65UN
>=1 >=1
SIG UB<0.65UN &
SIG UC<0.65UN
>=1
Weak infeed logic
SIG UAB<0.65UNN
>=1
SIG UBC<0.65UNN
SIG UCA<0.65UNN
SIG VTS.Alm
SIG 4Ia<Ia_Rmt
>=1
SIG 4Ib<Ib_Rmt
SIG 4Ic<Ic_Rmt
SIG Permissive signal

&
SIG [87L.FOx.Alm_Diff] >=1 30ms 0
SIG [CTS.Alm]
Where:
Ia, Ib, Ic are three phases current of local end
Ia_Rmt, Ib_Rmt, Ic_Rmt are three phases current of remote end
UN is rated phase-to-ground voltage
UNN is rated phase-to-phase voltage
3.8.5.9 Send Permissive Signal

Send permissive signal (phase A)

Send permissive signal (phase B)

Send permissive signal (phase C)
SIG CB in open position
>=1
SIG Weak infeed logic
SIG FD.Pkp

Date: 2014-03-05
3 Operation Theory
At weak infeed end, current fault detector element may not operate, weak infeed logic is used as
alternate to determine fault condition by analyzing the voltage and current signals.
When three binary inputs [52b_PhA], [52b_PhB] and [52b_PhC] are all energized, the device
recognizes the circuit breaker in open position.
3.8.5.10 Differential Protection Self-check
SIG Common differential condition (phase A)

>=1
SIG Common differential condition (phase B)
SIG Common differential condition (phase C)

&
10s 10s 87L.FOx.Alm_Diff
SIG 87L.On
SIG Calculated Idiff ≠ Actual ldiff &

2s 10s 87L.FOx.Alm_Comp
EN [87L.En_CapCurrComp]
Where:
FOx: channel x
Idiff: differential current of channel x
Calculated Idiff ≠ Actual ldiff: |IDiff_Actual|<0.7|IDiff_Cal| or |IDiff_Cal|<0.7|IDiff_Actual| under normal condition.
3.8.6 Settings
Table 3.8-2 Settings of current differential protection

Minimum pickup current setting
1 87L.I_Pkp (0.050~30.000)×In 0.001 A
of current differential protection
2 87L.K_Cr_CT 0.200~10.000 0.001 Current ratio factor of CT
Current setting of differential
3 87L.I_Pkp_CTS (0.050~30.000)×In 0.001 A
protection when CT circuit failure
Positive-sequence capacitive
4 87L.XC1L (40~60000)/In 1 ohm
impedance of the line
Zero-sequence capacitive
5 87L.XC0L (40~60000)/In 1 ohm
impedance of the line
Impedance setting of reactor of
6 87L.Z_LocReac (40~60000)/In 1 ohm
local line
Impedance setting of ground
7 87L.Z_LocGndReac (40~60000)/In 1 ohm
reactor of local line
Impedance setting of reactor of
8 87L.Z_RmtReac (40~60000)/In 1 ohm
remote line
Impedance setting of ground
9 87L.Z_RmtGndReac (40~60000)/In 1 ohm
reactor of remote line

Date: 2014-03-05
3 Operation Theory
Enabling/disabling differential
protection
10 87L.En 0 or 1
0: disable
1: enable
Enabling/disabling stage 1 of
DPFC current differential
11 87L.En_DPFC1 0 or 1 element
0: disable
1: enable
DPFC current differential
12 87L.En_DPFC2 0 or 1 element
0: disable
1: enable
steady-state current differential
13 87L.En_Biased1 0 or 1 element
0: disable
1: enable
steady-state current differential
14 87L.En_Biased2 0 or 1 element
0: disable
1: enable
Enabling/disabling neutral
current differential element
15 87L.En_Neutral 0 or 1
0: disable
1: enable
Enabling/disabling inter-tripping
element
16 87L.En_InterTrp 0 or 1
0: disable
1: enable
Enabling/disabling local
independent current differential
protection (independent current
differential protection means
local current differential
17 87L.En_LocDiff 0 or 1
protection can operate without
permissive signal from remote
end)
0: disable
1: enable
Enabling/disabling capacitive
18 87L.En_CapCurrComp 0 or 1
current compensation

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
Enabling/disabling current
differential protection blocked
19 87L.En_CTS_Blk 0 or 1 during CT circuit failure
0: disable
1: enable
3.9 Current Direction

Overcurrent protection is widely used in the power system as backup protection, but in some
cases, the direction of current is necessary to aid to complete the selective tripping. As shown
below:
L M N
EM C D A B EN
Fault
Figure 3.9-1 Line fault description
When line LM has an earth fault, the fault currents flowing through the relay A and the relay D are
of similar magnitude in most cases. It is desirable that the fault is isolated from the power system
by tripping the circuit breaker C and circuit breaker D. Hence, the overcurrent protection of relay A
and relay D require to associate with current direction to fulfill selective tripping.
Directional earth fault protection has a time delay due to coordinate with that of downstream so it
cannot clear the fault quickly.

The module computes direction of phase current and phase-to-phase current, zero-sequence
current and negative-sequence current.
The direction of phase current and phase-to-phase current equips with an under-voltage direction
function to ensure that phase or phase-to-phase overcurrent protection has explicit directionality
when the polarized voltage is too low for close up fault.
The direction of zero-sequence current and negative-sequence current direction equips with an
impedance compensation function to ensure that zero-sequence or negative-sequence
overcurrent protection has explicit directionality when the zero-sequence voltage or the
negative-sequence voltage is too low.
3.9.2.1 Phase/Phase-to-phase Current Direction
By setting the characteristic angle [RCA_OC] to determine the most sensitive forward angle of
phase current and phase-to-phase current, power value is calculated using phase current with

Date: 2014-03-05
3 Operation Theory
phase polarized voltage or phase-to-phase current with phase-to-phase polarized voltage to

determine the direction of phase current or phase-to-phase current respectively in forward
direction or reverse direction. When the power value is zero, neither forward direction nor reverse
direction is considered. As shown below:
jX
U
φ
θ I
R
O
Forward direction
Reverse direction
Figure 3.9-2 Vector diagram of current and voltage
Where:
φ is the setting [RCA_OC]
θ is the phase angle between polarized voltage and current
The power value is calculated as below:
P=U×[I×COS(θ-φ)]
1. If P>0, the current direction polarized by U is forward direction
2. If P<0, the current direction polarized by U is reverse direction
From above diagram can be seen, when θ=φ, P reaches to the maximum value. It is considered
as the most sensitive forward direction. Hence, φ is called as sensitivity angle of phase
overcurrent protection.
1. Polarized voltage of phase or phase-to-phase current direction
In the event of asymmetrical fault, because phase or phase-to-phase voltage may decrease to
very low voltage whereas positive-sequence voltage does not, the polarized voltage of phase or
phase-to-phase current direction uses positive-sequence voltage to avoid wrong direction due to
too low polarized voltage. Therefore, using positive-sequence voltage as polarized voltage can
ensure that the direction determination has no dead zone for asymmetrical fault. For symmetric
fault, if positive-sequence voltage decreases to 15%Un, the device uses memorized

Date: 2014-03-05
3 Operation Theory
positive-sequence voltage as polarized voltage, the memorized positive-sequence voltage is 1.5

cycles pre-fault positive-sequence voltage.
2. Phase or phase-to-phase current direction under normal polarized voltage condition
When using normal polarized voltage to calculate phase and phase-to-phase current direction,
there are total twelve direction determination algorithm including forward direction and reverse
direction.
Table 3.9-1 Direction description
Direction Polarized Voltage Current

Forward direction U1a Ia
Phase A
Reverse direction U1a Ia
Forward direction U1b Ib
Phase B
Reverse direction U1b Ib
Forward direction U1c Ic
Phase C
Reverse direction U1c Ic
Forward direction U1ab Iab
Phase AB
Reverse direction U1ab Iab
Forward direction U1bc Ibc
Phase BC
Reverse direction U1bc Ibc
Forward direction U1ca Ica
Phase CA
Reverse direction U1ca Ica
3. Phase or phase-to-phase current direction for under-voltage conditions
When the symmetrical fault occurs on a power system, positive-sequence voltage may reduce to
less than 0.15Un, the device will switch to phase or phase-to-phase current direction for
under-voltage condition. The 1.5 cycle pre-fault positive-sequence voltage is used as polarized
voltage with reverse threshold to ensure stable direction decision when three-phase voltage goes
to approximately zero due to close up fault.
At first, the threshold is forward offset before direction is determined, and the threshold will be
reversed offset after direction is determined.
3.9.2.2 Zero-sequence/Negative-sequence Current Direction
By setting the characteristic angle [RCA_ROC] and [RCA_NegOC] to determine the most
sensitive forward angle of zero-sequence current and negative-sequence current, power value is
calculated using zero-sequence current with zero-sequence voltage or negative-sequence current
with negative-sequence voltage to determine the direction of zero-sequence current and
negative-sequence current respectively in forward direction or reverse direction.
When the power value is between 0 and -0.1In, neither forward direction nor reverse direction is
considered.

Date: 2014-03-05
3 Operation Theory
jX 3U0
θ-180°
-3I0
φ
R
O
3I0
θ Reverse direction
Forward direction
Figure 3.9-3 Vector diagram of zero-sequence power
Vector diagram of negative-sequence power is similar to that of zero-sequence power.
Where:
φ is the setting [RCA_ROC] or the setting [RCA_NegOC]
θ is the phase angle between zero/negative-sequence voltage and zero/negative-sequence

current
3I0: calculated zero-sequence current by vector sum of Ia, Ib and Ic
The power value is calculated as below:
P=U×[I×COS(θ-φ)]
 If P>0, the direction of zero /negative-sequence current is reverse direction
 If P<-0.1InVA, the direction of zero /negative-sequence current is forward direction
1. The direction of zero-sequence current
Calculating the power value using zero-sequence current (3I0) and zero-sequence voltage (3U0)
to determine the direction of zero-sequence current
According to the equation:
The zero-sequence current and the zero-sequence voltage can be gained by calculation

Date: 2014-03-05
3 Operation Theory
Zero-sequence power is: P=3U0×[3I0×COS(θ-φ)]
2. The direction of negative-sequence current
Calculating the power value using negative-sequence current (3I2) and negative-sequence
voltage (3U2) to determine the direction of negative-sequence current
According to the equation:
The negative-sequence current and the negative-sequence voltage can be gained by calculation
Negative-sequence power is: P=3U2×[3I2×COS(θ-φ)]
3. The direction of zero-sequence/negative-sequence current with impedance compensation
When zero-sequence impedance or negative-sequence impedance behind the device is very

small, if the fault in forward direction happens, the measured zero-sequence voltage or
negative-sequence voltage by the device may be relatively small to determine correct direction. In
order to solve this problem, compensated zero-sequence voltage and negative-sequence voltage
are used for power calculation.
The compensation formula is as follows:
is the setting [Z0_Comp], which cannot exceed the total zero-sequence impedance of
the protected line
is the setting [Z2_Comp], which cannot exceed the total negative-sequence impedance
of the protected line

Date: 2014-03-05
3 Operation Theory
DIR
FwdDir_ROC
RevDir_ROC
FwdDir_NegOC
RevDir_NegOC
FwdDir_A
FwdDir_B
FwdDir_C
RevDir_A
RevDir_B
RevDir_C
FwdDir_AB
FwdDir_BC
FwdDir_CA
RevDir_AB
RevDir_BC
RevDir_CA
3.9.4 I/O Signals

Table 3.9-2 I/O signals of current direction

1 FwdDir_ROC The forward direction of zero-sequence power
2 RevDir_ROC The reverse direction of zero-sequence power
3 FwdDir_NegOC The forward direction of negative-sequence power
4 RevDir_NegOC The reverse direction of negative-sequence power
5 FwdDir_A The forward direction of phase-A current
6 FwdDir_B The forward direction of phase-B current
7 FwdDir_C The forward direction of phase-C current
8 RevDir_A The reverse direction of phase-A current
9 RevDir_B The reverse direction of phase-B current
10 RevDir_C The reverse direction of phase-C current
11 FwdDir_AB The forward direction of phase-AB current
12 FwdDir_BC The forward direction of phase-BC current
13 FwdDir_CA The forward direction of phase-CA current

Date: 2014-03-05
3 Operation Theory
14 RevDir_AB The reverse direction of phase-AB current

15 RevDir_BC The reverse direction of phase-BC current
16 RevDir_CA The reverse direction of phase-CA current
3.9.5 Settings
Table 3.9-3 Settings of current direction

The characteristic angle of directional
1 RCA_OC 30.00~89.00 0.01 Deg
phase overcurrent element
The characteristic angle of directional earth
2 RCA_ROC 30.00~89.00 0.01 Deg
fault element
3 RCA_NegOC 30.00~89.00 0.01 Deg
negative-sequence overcurrent element
The compensated zero-sequence
4 Z0_Comp (0.000~4Unn)/In 0.001 ohm
impedance
The compensated negative-sequence
5 Z2_Comp (0.000~4Unn)/In 0.001 ohm
impedance
3.10 Phase Overcurrent Protection

When a fault occurs in power system, usually the fault current would be very large and phase
overcurrent protection operates monitoring fault current is then adopted to avoid further damage to
protected equipment. Directional element can be selected to improve the sensitivity and selectivity
of the protection. For application on feeder-transformer circuits, second harmonic can also be
selected to block phase overcurrent protection to avoid the effect of inrush current on the
protection.
Phase overcurrent protection has following functions:
1. Four-stage phase overcurrent protection with independent logic, current and time delay
settings.
2. All stages can be selected as definite-time or inverse-time characteristic. The inverse-time

characteristic is selectable among IEC and ANSI/IEEE standard inverse-time characteristics,
and a user-defined inverse-time curve is available for stage 1 of phase overcurrent protection.
3. Direction control element can be selected to control each stage phase overcurrent protection
with three options: no direction, forward direction and reverse direction.
4. Second harmonic can be selected to block each stage of phase overcurrent protection.
3.10.2.1 Overview
Phase overcurrent protection consists of following three elements:

Date: 2014-03-05
3 Operation Theory
1. Overcurrent element: each stage is independent overcurrent element.
2. Direction control element: one direction control element shared by all overcurrent elements,
and each overcurrent element can individually select protection direction.
3. Harmonic blocking element: one harmonic blocking element shared by all overcurrent
elements and each phase overcurrent element can individually enable the output signal from
harmonic element as a blocking input.
3.10.2.2 Overcurrent Element
The operation criterion for each stage of overcurrent element is:
Ip> [50/51Px.I_Set] Equation 3.10-1
Where:
Ip is measured phase current.
[50/51Px.I_Set] is the current setting of stage x (x=1, 2, 3, or 4) of overcurrent element.
3.10.2.3 Direction Control Element
Please refer to section 3.9 for details.
3.10.2.4 Harmonic Blocking Element
When phase overcurrent protection is used to protect feeder transformer circuits harmonic
blocking function can be selected for each stage of phase overcurrent element by configuring logic
setting [50/51Px.En_Hm2_Blk] (x=1, 2, 3 or 4) to prevent maloperation due to inrush current.
When the percentage of second harmonic component to fundamental component of any phase
current is greater than the setting [50/51P.K_Hm2], harmonic blocking element operates to block
stage x overcurrent element if corresponding logic setting [50/51Px.En_Hm2_Blk] enabled.
Operation criterion:
Equation 3.10-2
Where:
is second harmonic of phase current
is fundamental component of phase current.
[50/51P.K_Hm2] is harmonic blocking coefficient.
If fundamental component of any phase current is lower than the minimum operating current
(0.1In), then harmonic calculation is not carried out and harmonic blocking element does not
operate.

Date: 2014-03-05
3 Operation Theory
3.10.2.5 Characteristic Curve
All stages can be selected as definite-time or inverse-time characteristic, inverse-time operating

characteristic is as follows.
Where:
Iset is current setting [50/51Px.I_Set].
Tp is time multiplier setting [50/51Px.TMS].
α is a constant.
K is a constant.
C is a constant.
I is measured phase current from line CT
The user can select the operating characteristic from various inverse-time characteristic curves by
setting [50/51Px.Opt_Curve], and parameters of available characteristics for selection are shown
in the following table.
Table 3.10-1 Inverse-time curve parameters
50/51Px.Opt_Curve Time Characteristic K α C

0 Definite time
1 IEC Normal inverse 0.14 0.02 0
2 IEC Very inverse 13.5 1.0 0
3 IEC Extremely inverse 80.0 2.0 0
4 IEC Short-time inverse 0.05 0.04 0
5 IEC Long-time inverse 120.0 1.0 0
6 ANSI Extremely inverse 28.2 2.0 0.1217
7 ANSI Very inverse 19.61 2.0 0.491
8 ANSI Inverse 0.0086 0.02 0.0185
9 ANSI Moderately inverse 0.0515 0.02 0.114
10 ANSI Long-time extremely inverse 64.07 2.0 0.25
11 ANSI Long-time very inverse 28.55 2.0 0.712
12 ANSI Long-time inverse 0.086 0.02 0.185
13 Programmable user-defined
If all available curves do not comply with user application, user may set [50/51Px.Opt_Curve] as
“13” to customize the inverse-time curve characteristic with constants α, K and C. (only stage 1)
When inverse-time characteristic is selected, if calculated operating time is less than setting
[50/51Px.tmin], then the operating time of the protection changes to the value of setting

Date: 2014-03-05
3 Operation Theory
[50/51Px.tmin] automatically.
Define-time or inverse-time phase overcurrent protection drops off instantaneously after fault
current disappears.
50/51Px
50/51Px.En1 50/51Px.On
50/51Px.En2 50/51Px.StA
50/51Px.Blk 50/51Px.StB
50/51Px.StC
50/51Px.St
50/51Px.Op
3.10.4 I/O Signals

Table 3.10-2 I/O signals of phase overcurrent protection

Stage x of phase overcurrent protection enabling input 1, it is triggered from binary
1 50/51Px.En1
input or programmable logic etc.
Stage x of phase overcurrent protection enabling input 2, it is triggered from binary
2 50/51Px.En2
Stage x of phase overcurrent protection blocking input, it is triggered from binary
3 50/51Px.Blk
1 50/51Px.On Stage x of phase overcurrent protection is enabled.
2 50/51Px.Op Stage x of phase overcurrent protection operates.
3 50/51Px.St Stage x of phase overcurrent protection starts.
4 50/51Px.StA Stage x of phase overcurrent protection starts (A-Phase).
5 50/51Px.StB Stage x of phase overcurrent protection starts (B-Phase).
6 50/51Px.StC Stage x of phase overcurrent protection starts (C-Phase).

Date: 2014-03-05
3 Operation Theory
3.10.5 Logic
SET Ia>[50/51Px.I_Set] &

50/51Px.StA
SET Ib>[50/51Px.I_Set]
SET Ic>[50/51Px.I_Set]
&
SET [50/51Px.Opt_Dir]=1 & 50/51Px.StB
SIG Forward DIR
SET [50/51Px.Opt_Dir]=2 & &

50/51Px.StC
SIG Reverse DIR
>=1
&
SET [50/51Px.Opt_Dir]=0
>=1
SIG I3P 2nd Hm Detect & 50/51Px.St
Timer
SET [50/51Px.En_Hm2_Blk] t
50/51Px.Op
t
EN [50/51Px.En]
&
SIG 50/51Px.En1 &
50/51Px.On
SIG 50/51Px.En2
&
SIG 50/51Px.Blk
SIG FD.Pkp
Figure 3.10-1 Logic diagram of phase overcurrent protection
x=1, 2, 3, 4
3.10.6 Settings
Table 3.10-3 Settings of phase overcurrent protection

Setting of second harmonic
1 50/51P.K_Hm2 0.000~1.000 0.001 component for blocking phase
overcurrent elements
Current setting for stage 1 of phase
2 50/51P1.I_Set (0.050~30.000)×In 0.001 A
overcurrent protection
Time delay for stage 1 of phase
3 50/51P1.t_Op 0.000~20.000 0.001 s
Enabling/disabling stage 1 of phase
4 50/51P1.En 0 or 1
0: disable
1: enable
Enabling/Disabling auto-reclosing
blocked when stage 1 of phase
5 50/51P1.En_BlkAR 0 or 1
overcurrent protection operates
0: disable

Date: 2014-03-05
3 Operation Theory
1: enable
Direction option for stage 1 of phase
6 50/51P1.Opt_Dir 0, 1 or 2 0: no direction
1: forward direction
2: reverse direction
Enabling/disabling second harmonic
blocking for stage 1 of phase
7 50/51P1.En_Hm2_Blk 0 or 1 overcurrent protection
0: disable
1: enable
Option of characteristic curve for
8 50/51P1.Opt_Curve 0~13 1 stage 1 of phase overcurrent
protection
Time multiplier setting for stage 1 of
9 50/51P1.TMS 0.010~200.000 0.001 inverse-time phase overcurrent
protection
Minimum operating time for stage 1
10 50/51P1.tmin 0.000~20.000 0.001 s of inverse-time phase overcurrent
protection
Constant “α” for stage 1 of
customized inverse-time
11 50/51P1.Alpha 0.010~5.000 0.001
characteristic phase overcurrent
protection
Constant “C” for stage 1 of
12 50/51P1.C 0.000~20.000 0.001
protection
Constant “K” for stage 1 of
13 50/51P1.K 0.050~20.000 0.001
protection
14 50/51P2.I_Set (0.050~30.000)×In 0.001 A
15 50/51P2.t_Op 0.000~20.000 0.001 s
16 50/51P2.En 0 or 1
0: disable
1: enable
17 50/51P2.En_BlkAR 0 or 1
overcurrent protection operates
0: disable

Date: 2014-03-05
3 Operation Theory
1: enable
0: disable
1: enable
20 50/51P2.Opt_Curve 0~12 stage 2 of phase overcurrent
protection
protection.
protection
23 50/51P3.I_Set (0.050~30.000)×In 0.001 A
24 50/51P3.t_Op 0.000~20.000 0.001 s
25 50/51P3.En 0 or 1
0: disable
1: enable
26 50/51P3.En_BlkAR 0 or 1 overcurrent protection operates
0: disable
1: enable
0: disable
1: enable
29 50/51P3.Opt_Curve 0~12 Option of characteristic curve for

Date: 2014-03-05
3 Operation Theory
stage 3 of phase overcurrent

protection
protection.
protection
32 50/51P4.I_Set (0.050~30.000)×In 0.001 A
33 50/51P4.t_Op 0.000~20.000 0.001 s
34 50/51P4.En 0 or 1
0: disable
1: enable
35 50/51P4.En_BlkAR 0 or 1 overcurrent protection operates
0: disable
1: enable
0: disable
1: enable
38 50/51P4.Opt_Curve 0~12 stage 4 of phase overcurrent
protection
protection.
protection

Date: 2014-03-05
3 Operation Theory
3.11 Earth Fault Protection

During normal operation of power system, there is trace residual current, whereas a fault current
flows to earth will result in greater residual current. Therefore, residual current is adopted for the
calculation of earth fault protection.
In order to improve the selectivity of earth fault protection in power grid with multiple power
sources, directional element can be selected to control earth fault protection. For application on
line-transformer unit, second harmonic also can be selected to block earth fault protection to avoid
the effect of sympathetic current on the protection.

Earth fault protection has following functions:
1. Four-stage earth fault protection with independent logic, current and time delay settings.
2. All stages can be selected as definite-time or inverse-time characteristic. The inverse-time

characteristic is selectable, among IEC and ANSI/IEEE standard inverse-time characteristics,
and a user-defined inverse-time curve is available for stage 1 of earth fault protection.
3. Directional element can be selected to control each stage of earth fault protection with three
options: no direction, forward direction and reverse direction.
4. Second harmonic can be selected to block each stage of earth fault protection.
3.11.2.1 Overview
Earth fault protection consists of following three elements:
1. Overcurrent element: each stage equipped with one independent overcurrent element.
2. Directional control element: one direction control element shared by all overcurrent elements,
and each overcurrent element can individually select protection direction.
3. Harmonic blocking element: one harmonic blocking element shared by all overcurrent
elements and each overcurrent element can individually enable the output signal of harmonic
blocking element as a blocking input.
3.11.2.2 Directional Earth-fault Element
The operation criterion for each stage of earth fault protection is:
3I0>[50/51Gx.3I0_Set] Equation 3.11-1
Where:
3I0 is the calculated residual current.
[50/51Gx.3I0_Set] is the current setting of stage x (x=1, 2, 3, or 4) of earth fault protection.

Date: 2014-03-05
3 Operation Theory
3.11.2.3 Direction Control Element
Please refer to section 3.9 for details.
3.11.2.4 Harmonic Blocking Element
In order to prevent effects of inrush current on earth fault protection, harmonic blocking function
can be selected for each stage of earth fault element by configuring logic setting
[50/51Gx.En_Hm2_Blk] (x=1, 2, 3 or 4).
When the percentage of second harmonic component to fundamental component of residual

current is greater than the setting [50/51G.K_Hm2], harmonic blocking element operates to block
stage x of earth fault protection if corresponding logic setting [50/51Gx.En_Hm2_Blk] is enabled
Operation criterion:
Equation 3.11-2
Where:
is second harmonic of residual current
is fundamental component of residual current.
[50/51G.K_Hm2] is harmonic blocking coefficient.
If fundamental component of residual current is lower than the minimum operating current (0.1In)
then harmonic calculation is not carried out and harmonic blocking element does not operate.
3.11.2.5 Characteristic Curve
All 4 stages earth fault protection can be selected as definite-time or inverse-time characteristic,
and inverse-time operating time curve is as follows.
Equation 3.11-3
Where:
Iset is residual current setting [50/51Gx.3I0_Set].
Tp is time multiplier setting [50/51Gx.TMS].
K is a constant
C is a constant.
α is a constant.

Date: 2014-03-05
3 Operation Theory
3I0 is the calculated residual current.
The user can select the operating characteristic from various inverse-time characteristic curves by
setting [50/51Gx.Opt_Curve], and parameters of available characteristics for selection are shown
in the following table.
50/51Gx.Opt_Curve Time Characteristic K α C

0 Definite time
8 ANSI Inverse 0.0086 0.02 0.0185
13 Programmable User-defined
If all available curves do not comply with user application, user may set [50/51Gx.Opt_Curve] as
“13” to customize the inverse-time curve characteristic, and constants K, α and C with
configuration tool software. (only stage 1)
[50/51Gx.tmin], then the operating time of the protection changes to the value of setting
[50/51Gx.tmin] automatically.
Define-time or inverse-time directional earth-fault protection drops off instantaneously after fault
current disappears.
50/51Gx
50/51Gx.En1 50/51Gx.On
50/51Gx.En2 50/51Gx.St
50/51Gx.Blk 50/51Gx.Op

Date: 2014-03-05
3 Operation Theory
3.11.4 I/O Signals

Table 3.11-2 I/O signals of earth fault protection

Stage x of earth fault protection enabling input 1, it is triggered from binary input or
1 50/51Gx.En1
Stage x of earth fault protection enabling input 2, it is triggered from binary input or
2 50/51Gx.En2
Stage x of earth fault protection blocking input, it is triggered from binary input or
3 50/51Gx.Blk
1 50/51Gx.On Stage x of earth fault protection is enabled.
2 50/51Gx.St Stage x of earth fault protection starts.
3 50/51Gx.Op Stage x of earth fault protection operates.
3.11.5 Logic
SIG FD.Pkp &
EN [50/51Gx.En]
&
SIG 50/51Gx.En1 &
50/51Gx.On
SIG 50/51Gx.En2
SIG 50/51Gx.Blk
SET 3I0>[50/51Gx.3I0_Set]
EN [50/51Gx.En_Abnor_Blk] >=1 & &

& 50/51Gx.St
SIG No abnormal conditions >=1
& Timer
t
50/51Gx.Op
t
SET [50/51Gx.Opt_Dir]=1 &
SIG Forward DIR
SET [50/51Gx.Opt_Dir]=2 & >=1
SIG Reverse DIR
SET [50/51Gx.Opt_Dir]=0
SIG CTS.Alm &
EN [50/51Gx.En_CTS_Blk]
>=1
SIG I3P 2nd Hm Detect &
SET [50/51Gx.En_Hm2_Blk]
Figure 3.11-1 Logic diagram of earth fault protection

Date: 2014-03-05
3 Operation Theory
Where:
x=1, 2, 3, 4
Abnormal condition 1: when the system is under pole disagreement condition, for 1-pole AR, earth
fault protection will operate. If the logic setting [50/51Gx.En_Abnor_Blk] is set as “1”, the stage x of
earth fault protection will be blocked. If the logic setting [50/51Gx.En_Abnor_Blk] is set as “0”,
earth fault protection is not controlled by direction element.
Abnormal condition 2: When manually closing circuit breaker, three phases of the circuit breaker
maybe not operate simultaneously, and SOTF protection should operate. If the logic setting
[50/51Gx.En_Abnor_Blk] is set as “1”, the stage x of earth fault protection will be blocked. If the
logic setting [50/51Gx.En_Abnor_Blk] is set as “0”, earth fault protection is not controlled by
direction element.
Abnormal condition 3: VT circuit failure. If the logic setting [50/51Gx.En_Abnor_Blk] is set as “1”,
the stage x of earth fault protection will be blocked. If the logic setting [50/51Gx.En_Abnor_Blk] is
set as “0”, earth fault protection is not controlled by direction element.
3.11.6 Settings
Table 3.11-3 Settings of earth fault protection

Setting of second harmonic
1 50/51G.K_Hm2 0.000~1.000 0.001 component for blocking earth
fault elements
Current setting for stage 1 of
2 50/51G1.3I0_Set (0.050~30.000)×In 0.001 A
earth fault protection
Time delay for stage 1 of earth
3 50/51G1.t_Op 0.000~20.000 0.001 s
fault protection
4 50/51G1.En 0 or 1
0: disable
1: enable
blocked when stage 1 of earth
5 50/51G1.En_BlkAR 0 or 1 fault protection operates
0: disable
1: enable
Direction option for stage 1 of
6 50/51G1.Opt_Dir 0, 1 or 2 0: no direction
Enabling/disabling second
7 50/51G1.En_Hm2_Blk 0 or 1
harmonic blocking for stage 1 of

Date: 2014-03-05
3 Operation Theory

0: disable
1: enable
Enabling/disabling blocking for
stage 1 of earth fault protection
8 50/51G1.En_Abnor_Blk 0 or 1 under abnormal conditions
0: disable
1: enable
9 50/51G1.En_CTS_Blk 0 or 1 under CT failure conditions
0: disable
1: enable
10 50/51G1.Opt_Curve 0~13 1
Time multiplier setting for stage 1
11 50/51G1.TMS 0.010~200.000 0.001 of inverse-time earth fault
protection
Minimum operating time for stage
12 50/51G1.tmin 0.050~20.000 0.001 s 1 of inverse-time earth fault
protection
Constant “α” for stage 1 of
13 50/51G1.Alpha 0.010~5.000 0.001
characteristic earth fault
protection
Constant “C” for stage 1 of
14 50/51G1.C 0.000~20.000 0.001
protection
Constant “K” for stage 1 of
15 50/51G1.K 0.050~20.000 0.001
protection
16 50/51G2.3I0_Set (0.050~30.000)×In 0.001 A
17 50/51G2.t_Op 0.000~20.000 0.001 s
fault protection
18 50/51G2.En 0 or 1
0: disable
1: enable
19 50/51G2.En_BlkAR 0 or 1 blocked when stage 2 of earth
fault protection operates

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
20 50/51G2.Opt_Dir 0, 1 or 2 0: no direction
21 50/51G2.En_Hm2_Blk 0 or 1 earth fault protection
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
24 50/51G2.Opt_Curve 0~12
protection
protection
27 50/51G3.3I0_Set (0.050~30.000)×In 0.001 A
28 50/51G3.t_Op 0.000~20.000 0.001 s
fault protection
29 50/51G3.En 0, 1 or 2
0: disable
1: enable
0: disable
1: enable
31 50/51G3.Opt_Dir 0 or 1 Direction option for stage 3 of

Date: 2014-03-05
3 Operation Theory

0: no direction
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
35 50/51G3.Opt_Curve 0~12
protection
protection
38 50/51G4.3I0_Set (0.050~30.000)×In 0.001 A
39 50/51G4.t_Op 0.000~20.000 0.001 s
fault protection
40 50/51G4.En 0, 1 or 2
0: disable
1: enable
0: disable
1: enable
42 50/51G4.Opt_Dir 0 or 1
0: no direction

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
0: disable
1: enable
0: disable
1: enable
46 50/51G4.Opt_Curve 0~12
protection
protection
3.12 Overcurrent Protection for VT Circuit Failure

When protection VT circuit fails, distance protection will be disabled. As a substitute, definite-time
phase overcurrent protection and ground overcurrent protection will be enabled automatically, if
selected, as backup protection of distance protection.

Date: 2014-03-05
3 Operation Theory
50PVT/50GVT
50PVT.En1 50PVT.On
50PVT.En2 50PVT.Op
50PVT.Blk 50PVT.St
50GVT.En1 50PVT.StA
50GVT.En2 50PVT.StB
50GVT.Blk 50PVT.StC
50GVT.On
50GVT.Op
50GVT.St
3.12.3 I/O Signals

Table 3.12-1 I/O signals of overcurrent protection for VT circuit failure

Phase overcurrent protection for VT circuit failure enabling input 1, it is triggered
1 50PVT.En1
Phase overcurrent protection for VT circuit failure enabling input 2, it is triggered
2 50PVT.En2
Phase overcurrent protection for VT circuit failure blocking input, it is triggered
3 50PVT.Blk
Ground overcurrent protection for VT circuit failure enabling input 1, it is triggered
4 50GVT.En1
Ground overcurrent protection for VT circuit failure enabling input 2, it is triggered
5 50GVT.En2
Ground overcurrent protection for VT circuit failure blocking input, it is triggered
6 50GVT.Blk
1 50PVT.On Phase overcurrent protection for VT circuit failure is enabled.
2 50PVT.Op Phase overcurrent protection for VT circuit failure operates.
3 50PVT.St Phase overcurrent protection for VT circuit failure starts.
4 50PVT.StA Phase overcurrent protection for VT circuit failure starts (A-Phase).
5 50PVT.StB Phase overcurrent protection for VT circuit failure starts (B-Phase).
6 50PVT.StC Phase overcurrent protection for VT circuit failure starts (C-Phase).
7 50GVT.On Ground overcurrent protection for VT circuit failure is enabled.
8 50GVT.Op Ground overcurrent protection for VT circuit failure operates.
9 50GVT.St Ground overcurrent protection for VT circuit failure starts.

Date: 2014-03-05
3 Operation Theory
3.12.4 Logic
SIG 50GVT.En1
&
SIG 50GVT.En2 &
50GVT.On
EN [50GVT.En]
&
SIG 50GVT.Blk]
SIG FD.Pkp 50GVT.St

&
SET 3I0>[50GVT.3I0_Set] [50GVT.t_Op] 0ms 50GVT.Op
SIG FD.ROC.Pkp &
SIG VTS.Alm
SIG 50PVT.En1
&
SIG 50PVT.En2 &
50PVT.On
EN 50PVT.En]
SIG 50PVT.Blk]
& >=1
& [50PVT.t_Op] 0ms 50PVT.Op
SIG FD.Pkp
50PVT.St
&
SIG VTS.Alm
50PVT.StA
SET Ia>[50PVT.I_Set]
&
50PVT.StB
SET Ib>[50PVT.I_Set]
&
50PVT.StC
SET Ic>[50PVT.I_Set]
Figure 3.12-1 Logic diagram of overcurrent protection for VT circuit failure
3.12.5 Settings
Table 3.12-2 Settings of overcurrent protection for VT circuit failure

Current setting of phase overcurrent
1 50PVT.I_Set (0.050~30.000)×In 0.001 A
protection when VT circuit failure
Time delay of phase overcurrent
2 50PVT.t_Op 0.000~10.000 0.001 s
Enabling/disabling phase overcurrent
3 50PVT.En 0 or 1
0: disable
1: enable
Current setting of ground overcurrent
4 50GVT.3I0_Set (0.050~30.000)×In 0.001 A
Time delay of ground overcurrent
5 50GVT.t_Op 0.000~10.000 0.001 s
6 50GVT.En 0 or 1 Enabling/disabling ground

Date: 2014-03-05
3 Operation Theory
overcurrent protection when VT circuit

failure
0: disable
1: enable
3.13 Residual Current SOTF Protection

When the circuit breaker is closed manually or automatically, it is possible to switch on to an

existing fault. This is especially critical if the line in the remote station is grounded, since earth fault
protection would not clear the fault until their time delays had elapsed. In this situation, however,
the fastest possible clearance is desired.
Residual current SOTF (switch onto fault) protection is a complementary function to earth fault
protection. With residual current SOTF protection, a fast trip is achieved for a fault on the line,
when the line is being energized. It shall be responsive to all types of earth faults anywhere within
the protected line, and it shall be enabled for a period of 400ms when the circuit is energized either
manually or via an auto-reclosing system.

Residual current SOTF protection will operate to trip three-phase circuit breaker with a time delay
of 60ms when 1-pole auto-reclosing.
Residual current SOTF protection will operate to trip three-phase circuit breaker with a time delay of
100ms when 3-pole auto-reclosing or closing manually.
50GSOTF
50GSOTF.En1 50GSOTF.On
50GSOTF.En2 50GSOTF.Op
50GSOTF.Blk 50GSOTF.St
3.13.4 I/O Signals

Table 3.13-1 I/O signals of residual SOTF protection

Residual current SOTF protection enabling input 1, it is triggered from binary input
1 50GSOTF.En1
Residual current SOTF protection enabling input 2, it is triggered from binary input
2 50GSOTF.En2
3 50GSOTF.Blk Residual current SOTF protection blocking input, it is triggered from binary input

Date: 2014-03-05
3 Operation Theory

1 50GSOTF.On Residual current SOTF protection is enabled.
2 50GSOTF.Op Residual current SOTF protection operates.
3 50GSOTF.St Residual current SOTF protection starts.
3.13.5 Logic
SIG 3-pole AR signal >=1

&
SIG Manual closing signal 100ms 0ms
SET 3I0>[50GSOTF.3I0_Set] & >=1

& 50GSOTF.Op
SIG FD.ROC.Pkp
60ms 0ms
SIG 1-pole AR signal
>=1
SIG 50GSOTF.En1 50GSOTF.St
&
SIG 50GSOTF.En2
SIG 50GSOTF.Blk
&
50GSOTF.On
EN [50GSOTF.En_3I0]
Figure 3.13-1 Logic diagram of residual current SOTF protection
3.13.6 Settings
Table 3.13-2 Settings of residual current SOTF protection

Current setting of residual current
1 50GSOTF.3I0_Set (0.050~30.000)×In 0.001 A
SOTF protection
Enabling/disabling residual current
SOTF protection
2 50GSOTF.En_3I0 0 or 1
0: disable
1: enable
3.14 Voltage Protection

Voltage protection has the function of protecting device against undervoltage and overvoltage.
Both operational states are unfavorable as overvoltage may cause insulation breakdown while
undervoltage may cause stability problem. Each voltage protection function has two individual
stages with respective time delay. These voltage protection functions can be switched on or off
separately. Selectable definite-time characteristic and multiple inverse-time characteristics are
available.

Date: 2014-03-05
3 Operation Theory
3.14.1 Overvoltage Protection

3.14.1.1 General Application
Abnormal high voltages often occur e.g. in low loaded, long distance transmission lines, in
islanded systems when generator voltage regulation fails, or load rejection of a generator. Even if
compensation reactors are provided to avoid line overvoltage by compensation of the line
capacitance and thus reduction of the overvoltage, the overvoltage will endanger the insulation if
the reactors fail. The line must be de-energized within a very short time.
The overvoltage protection in this device detects the phase voltages Ua, Ub and Uc or the
phase-to-phase voltages Uab, Ubc and Uca with an option of any phase or all phases operation
for output. The overvoltage protection can be used for tripping purpose as well as to initiate
transfer trip, which selectable controlled by local circuit breaker.
3.14.1.2 Function Description
Phase overvoltage protection has following functions:
1. Two-stage phase overvoltage protection with independent logic, voltage and time delay
settings.
2. Stage 1 and stage 2 can be selected as definite-time or inverse-time characteristic. The
inverse-time characteristic is selectable, among IEC and ANSI/IEEE standard inverse-time
characteristics.
3. Phase voltage or phase-to-phase voltage can be selected for protection calculation.
4. “1-out-of-3” or “3-out-of-3” logic can be selected for protection criterion. (1-out-of-3 means any
of three phase voltages, 3-out-of-3 means all three phase voltages)
1. Operation Criterion
Users can select phase voltage or phase-to-phase voltage for the protection calculation. If setting
[59Px.Opt_Up/Upp] is set to “0”, phase voltage criterion is selected and if [59Px.Opt_Up/Upp] is
set to “1”, phase-to-phase voltage criterion is selected.
When phase voltage or phase-to-phase voltage is greater than any enabled stage voltage setting,
the stage protection picks up and operates after delay, which will drop off instantaneously when
fault voltage disappears.
 Phase voltage criterion
Two operation criteria of definite-time overvoltage protection are shown as follows, which of them
is applied depending on the logic setting [59Px.Opt_1P/3P].
UΦ_max>[ 59Px.U_Set] Equation 3.14-1
or
Ua>[59Px.U_Set] & Ub>[59Px.U_Set] & Uc>[59Px.U_Set] Equation 3.14-2

Date: 2014-03-05
3 Operation Theory
Where:
UΦ_max is the maximum value among three phase-voltage.
Ua, Ub, Uc are three phase voltages.
[59Px.U_Set] is the setting of stage x (x=1 or 2) overvoltage protection.
When [59Px.Opt_1P/3P] is set as “0”, “1-out-of-3” logic (Equation 3.14-1) is selected as operation
criterion, and when set as “1”, “3-out-of-3” logic (Equation 3.14-2) is selected.
 Phase-to-phase voltage criterion
Two operation criteria of definite-time overvoltage protection are shown as follows, which of them
UΦΦ_max>[ 59Px.U_Set] Equation 3.14-3
or
Uab>[59Px.U_Set] & Ubc>[59Px.U_Set] & Uca>[59Px.U_Set] Equation 3.14-4
[59Px.U_Set] is the setting of stage x (x =1 or 2) overvoltage protection.
2. Characteristic Curve
Phase overvoltage protection stage 1 and stage 2 can be selected as definite-time or inverse-time
characteristic, and inverse-time operating time curve is as follows.
Where:
Uset is the voltage setting [59Px.U_Set] (x=1 or 2).
Tp is time multiplier setting [59Px.TMS].
K is a constant.
C is a constant.
α is a constant.
U is the measured voltage
For stage 1 and stage 2 of overvoltage protection, operating characteristic can be chosen from
definite-time characteristic and 12 inverse-time characteristics by setting the logic setting
[59Px.Opt_Curve]. The parameters of each characteristic are listed in the following table.

Date: 2014-03-05
3 Operation Theory
59Px.Opt_Curve Time Characteristic K α C
0 Definite time
8 ANSI Inverse 0.0086 0.02 0.0185
[59Px.tmin], then the operating time changes to the value of setting [59Px.tmin] automatically.
Define-time or inverse-time phase overvoltage protection drops off instantaneously when

measured voltage is lower than reset voltage.
59Px
59Px.En1 59Px.On
59Px.En2 59Px.St
59Px.Blk 59Px.St1
59Px.St2
59Px.St3
59Px.Op
59Px.Alm
59Px.Op_InitTT

Date: 2014-03-05
3 Operation Theory
3.14.1.4 I/O Signals
Table 3.14-2 I/O signals of overvoltage protection

Stage x of overvoltage protection enabling input 1, it is triggered from binary input
1 59Px.En1
Stage x of overvoltage protection enabling input 2, it is triggered from binary input
2 59Px.En2
Stage x of overvoltage protection blocking input, it is triggered from binary input or
3 59Px.Blk
1 59Px.On Stage x of overvoltage protection is enabled.
2 59Px.Op Stage x of overvoltage protection operates.
3 59Px.St Stage x of overvoltage protection starts.
4 59Px.St1 Stage x of overvoltage protection starts (A or AB).
5 59Px.St2 Stage x of overvoltage protection starts (B or BC).
6 59Px.St3 Stage x of overvoltage protection starts (C or CA).
7 59Px.Op_InitTT Stage x of overvoltage protection operates to initiate transfer trip.
8 59Px.Alm Stage x of overvoltage protection alarms.

Date: 2014-03-05
3 Operation Theory
3.14.1.5 Logic
EN [59Px.En]
&
SIG 59Px.En1 &
59Px.On
SIG 59Px.En2
SIG 59Px.Blk
BI [52b_PhA]
&
BI [52b_PhB] &
BI [52b_PhC]
EN [59Px.En_52b_TT]
&
>=1
EN [59Px.En_TT] 59Px.Op_InitTT
EN [59Px.En_Alm] &
SIG FD.Pkp &
SIG 59Px.On
[59Px.Opt_Up/Upp] Timer
EN & & t
>=1 t
&
SET UA>[59Px.U_Set] &
&
SET UAB>[59Px.U_Set]
Timer
& & t
>=1
SET UB>[59Px.U_Set]
t &
59Px.Op
&
SET UBC>[59Px.U_Set]
&
>=1 >=1 59Px.Alm
Timer
& & t
&
>=1 t
SET UC>[59Px.U_Set]
&
>=1
59Px.St
SET UCA>[59Px.U_Set]
59Px.St1
59Px.St2
EN [59Px.Opt_1P/3P] 59Px.St3
Figure 3.14-1 Logic diagram of stage x of overvoltage protection
x=1, 2
3.14.1.6 Settings
Table 3.14-3 Settings of overvoltage protection

Voltage setting for stage 1 of overvoltage
1 59P1.U_Set Un~2Unn 0.001 V
protection
Time delay for stage 1 of overvoltage
2 59P1.t_Op 0.000~30.000 0.001 s
protection
Enabling/disabling stage 1 of overvoltage
protection
3 59P1.En 0 or 1
0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
Option of 1-out-of-3 mode or 3-out-of-3

mode
4 59P1.Opt_1P/3P 0 or 1
0: 3-out-of-3 mode
1: 1-out-of-3 mode
Option of phase-to-phase voltage or phase
voltage
5 59P1.Opt_Up/Upp 0 or 1
0: phase voltage
1: phase-to-phase voltage
protection for alarm purpose
6 59P1.En_Alm 0 or 1
0: disable
1: enable
Enabling/disabling transfer trip controlled
by CB open position for stage 1 of
7 59P1.En_52b_TT 0 or 1 overvoltage protection
0: disable
1: enable
protection operate to initiate transfer trip
8 59P1.En_TT 0 or 1
0: disable
1: enable
Option of characteristic curve for stage 1 of
9 59P1.Opt_Curve 0~12
overvoltage protection
10 59P1.TMS 0.010~200.000 0.001
inverse-time overvoltage protection
Minimum delay for stage 1 of inverse-time
11 59P1.tmin 0.050~20.000 0.001 s
Voltage setting for stage 2 of overvoltage
12 59P2.U_Set Un~2Unn 0.001 V
protection
Time delay for stage 2 of overvoltage
13 59P2.t_Op 0.000~30.000 0.001 s
protection
protection
14 59P2.En 0 or 1
0: disable
1: enable
mode
15 59P2.Opt_1P/3P 0 or 1
0: 3-out-of-3 mode
1: 1-out-of-3 mode
Option of phase-to-phase voltage or phase
voltage
0: phase voltage
17 59P2.En_Alm 0 or 1 Enabling/disabling stage 2 of overvoltage

Date: 2014-03-05
3 Operation Theory

0: disable
1: enable
Enabling/disabling transfer trip controlled
by CB open position for stage 2 of
18 59P2.En_52b_TT 0 or 1 overvoltage protection
0: disable
1: enable
protection operate to initiate transfer trip
19 59P2.En_TT 0 or 1
0: disable
1: enable
21 59P2.TMS 0.010~200.000 0.001
inverse-time overvoltage protection
22 59P2.tmin 0.050~20.000 0.001 s
3.14.2 Undervoltage Protection

The undervoltage protection can be applied to trip when fault occurs in a system. Two stages of
undervoltage protection are available measuring phase voltages U A, UB and UC or phase-to-phase
voltages UAB, UBC and UCA. The protection output can be selected for either any phase or all
phases operation. The undervoltage protection is normally used as decoupling system rather than
load shedding.
Phase undervoltage protection has following functions:
1. Two-stage phase undervoltage protection with independent logic, voltage and time delay
settings.
2. Stage 1 and stage 2 can be selected as definite-time or inverse-time characteristic. The

inverse-time characteristic is selectable, among IEC and ANSI/IEEE standard inverse-time
characteristics.
3. Phase voltage or phase-to-phase voltage can be selected for protection calculation.
4. “1-out-of-3” or “3-out-of-3” logic can be selected for protection criterion. (1-out-of-3 means any
of three phase voltages, 3-out-of-3 means all three phase voltages)
1. Operation Criterion
Users can select phase voltage or phase-to-phase voltage for the protection calculation. If setting
[27Px.Opt_Up/Upp] is set to “0”, phase voltage criterion is selected and if [27Px.Opt_Up/Upp] is

Date: 2014-03-05
3 Operation Theory
set to “1”, phase-to-phase voltage criterion is selected.
When phase voltage or phase-to-phase voltage is less than any enabled stage voltage setting, the
stage protection picks up and operates after delay, which will drop off instantaneously when fault
voltage disappears.
 Phase voltage criterion
Two operation criteria of definite-time undervoltage protection are shown as follows, which of them
UΦ_min<[ 27Px.U_Set] Equation 3.14-5
or
Ua<[ 27Px.U_Set] & Ub<[27Px.U_Set] & Uc<[27Px.U_Set] Equation 3.14-6
Where:
UΦ_min is the minimum value among three phase voltages.
Ua, Ub and Uc are three phase voltages.
[27Px.U_Set] is the setting of stage x (x=1 or 2) undervoltage protection.
 Phase-to-phase voltage criterion
Two operation criteria of definite-time undervoltage protection are shown as follows, which of them
is applied depending on the logic setting [27Px.Opt_Up/Upp].
UΦΦ_min<[ 27Px.U_Set] Equation 3.14-7
or
Uab<[27Px.U_Set] & Ubc<[27Px.U_Set] & Uca<[27Px.U_Set] Equation 3.14-8
Where:
UΦΦ_min is the minimum value among three phase-to-phase voltages.
Uab, Ubc and Uca are three phase-to-phase voltages.
[27Px.U_Set] is the setting of stage x (x =1 or 2) undervoltage protection.
When the setting [27Px.Opt_1P/3P] is set as “0”, “1-out-of-3” logic (Equation 3.14-7) is selected as
operation criterion, and when it is set as “1”, “3-out-of-3” logic (Equation 3.14-8) is selected.
2. Characteristic Curve
Undervoltage protection stage 1 and stage 2 can be selected as definite-time or inverse-time

characteristic, and inverse-time operating time curve is as follows.

Date: 2014-03-05
3 Operation Theory
Where:
Uset is the setting [27Px.U_Set] (x=1 or 2).
Tp is time multiplier setting [27Px.TMS].
K is a constant.
C is a constant.
α is a constant.
U is the measured voltage
For stage 1 and stage 2 of undervoltage protection, operating characteristic can be chosen from
definite-time characteristic and twelve inverse-time characteristics by setting the logic setting
[27Px.Opt_Curve]. The parameters of each characteristic are listed in the following table.
Table 3.14-4 Inverse-time curve parameters of phase undervoltage protection
27Px.Opt_Curve Time Characteristic K α C
0 Definite time
8 ANSI Inverse 0.0086 0.02 0.0185
[27Px.tmin], then the operating time changes to the value of setting [27Px.tmin] automatically.

Date: 2014-03-05
3 Operation Theory
Define-time or inverse-time phase under voltage protection drops off instantaneously when
measured voltage is higher than reset voltage.
27Px
27Px.En1 27Px.On
27Px.En2 27Px.Alm
27Px.Blk 27Px.Op
27Px.St
27Px.St1
27Px.St2
27Px.St3
Table 3.14-5 I/O signals of undervoltage protection

Stage x of undervoltage protection enabling input 1, it is triggered from binary
1 27Px.En1
2 27Px.En2
Stage x of undervoltage protection blocking input, it is triggered from binary input
3 27Px.Blk
1 27Px.On Stage x of undervoltage protection is enabled.
2 27Px.Op Stage x of undervoltage protection operates.
3 27Px.Alm Stage x of undervoltage protection alarms.
4 27Px.St Stage x of undervoltage protection starts.
5 27Px.St1 Stage x of undervoltage protection starts (A or AB).
6 27Px.St2 Stage x of undervoltage protection starts (B or BC).
7 27Px.St3 Stage x of undervoltage protection starts (C or CA).
3.14.2.5 Logic
When FD element reflecting current operates, including DPFC current element and residual
current element, the undervoltage protection is released for operation.
When any of the following conditions is fulfilled, the undervoltage protection will be blocked.
1. VT signal fails；if the voltage comes from busbar VT, the voltage will restore to the normal
immediately after the fault being cleared away. However, if the voltage comes from line VT,
the voltage will drop to zero immediately after the fault is cleared. The undervoltage protection

Date: 2014-03-05
3 Operation Theory
will be continuously in operation, thus an auxiliary current criterion is provided to solve it.
2. Any phase is out of service, i.e. Up<0.01Un and IP<0.06In.
3. Any phase of circuit breaker is open (binary input of normal close contact of breaker is
energized) and the corresponding phase current is smaller than 0.06In.
SIG Pole dead 20ms 100ms

>=1
SIG VTS.Alm Block UV
SIG CB open position
Figure 3.14-2 Blocking logic of undervoltage protection
EN [27Px.En]
&
SIG 27Px.En1 &
27Px.On
SIG 27Px.En2
SIG 27Px.Blk
EN [27Px.En_Alm]
SET [27Px.Opt_1P/3P]
SIG FD.Pkp &
SIG 27Px.On
SIG Block UV
SET [27Px.Opt_Up/Upp] & & Timer &

t
>=1 &
t
SET UA<[27Px.U_Set]
&
SET UAB<[27Px.U_Set]
Timer &
& &
t 27Px.Op
>=1
t
SET UB<[27Px.U_Set]
&
&
>=1 27Px.Alm
&
SET UBC<[27Px.U_Set]
>=1
& & Timer
t
>=1
t
SET UC<[27Px.U_Set]
& >=1
27Px.St
SET UCA<[27Px.U_Set]
27Px.St1
27Px.St2
27Px.St3
Figure 3.14-3 Logic diagram of stage x of undervoltage protection
x=1, 2

Date: 2014-03-05
3 Operation Theory
3.14.2.6 Settings
Table 3.14-6 Settings of undervoltage protection

Voltage setting for stage 1 of undervoltage
1 27P1.U_Set 0~Unn 0.001 V
protection
Time delay for stage 1 of undervoltage
2 27P1.t_Op 0.000~30.000 0.001 s
protection
Enabling/disabling stage 1 of undervoltage
protection
3 27P1.En 0 or 1
0: disable
1: enable
mode
4 27P1.Opt_1P/3P 0 or 1
0: 3-out-of-3 mode
1: 1-out-of-3 mode
Option of voltage criterion adopting
phase-to-phase voltage or phase voltage
0: phase voltage
protection operate to alarm
0: disable
1: enable
Option of characteristic curve for stage 1
7 27P1.Opt_Curve 0~12 1
of undervoltage protection
8 27P1.TMS 0.010~200.000 0.001
inverse-time undervoltage protection
9 27P1.tmin 0.050~20.000 0.001 s
undervoltage protection
Voltage setting for stage 2 of undervoltage
10 27P2.U_Set 0~Unn 0.001 V
protection
Time delay for stage 2 of undervoltage
11 27P2.t_Op 0.000~30.000 0.001 s
protection
protection
12 27P2.En 0 or 1
0: disable
1: enable
mode
13 27P2.Opt_1P/3P 0 or 1
0: 3-out-of-3 mode
1: 1-out-of-3 mode
Option of voltage criterion adopting
phase-to-phase voltage or phase voltage

Date: 2014-03-05
3 Operation Theory
0: phase voltage
protection operate to alarm
15 27P2.En_Alm 0 or 1
0: disable
1: enable
Option of characteristic curve for stage 2
16 27P2.Opt_Curve 0~12 1
of undervoltage protection
17 27P2.TMS 0.010~200.000 0.001
inverse-time undervoltage protection
18 27P2.tmin 0.050~20.000 0.001 s
3.15 Frequency Protection

3.15.1 Overfrequency Protection
If the power frequency of regional rises due to the active power excess demand, overfrequency
protection operates to perform generator rejection to shed part of the generators automatically
according to the rising frequency so that power supply and the load are re-balanced.
Overfrequency protection consists of the four stages (stage 1 to stage 4). When system frequency
is greater than the setting [81O.f_Pkp], overfrequency protection will put into service.
In order to prevent possible maloperation of overfreqency protection in conditions of high

harmonics, voltage circuit failures and so on, such blocking measures are carried out as follows:
1. Blocking in undervoltage condition
If the positive voltage U1<0.15Un, the calculation of protection is not carried out and the output
relay will be blocked.
2. Frequency abnormality condition
When f<40Hz or f>65Hz, overfrequency protection will be blocked
Operation criteria of overfrequency protection is shown in the following equation.
f>[81O.OFx.f_Set] Equation 3.15-1
Where:
f is system frequency.
[81O.OFx.f_Set] is the frequency setting of stage x (x=1, 2, 3, or 4) of overfrequency protection.

Date: 2014-03-05
3 Operation Theory
81O.OFx
81O.En1 81O.OFx.On
81O.En2 81O.St
81O.Blk 81O.OFx.Op
Table 3.15-1 I/O signals of overfrequency protection

Overfrequency protection enabling input 1, it is triggered from binary input or
1 81O.En1
2 81O.En2
Overfrequency protection blocking input, it is triggered from binary input or
3 81O.Blk
1 81O.OFx.On Stage x of overfrequency protection is enabled (x=1, 2, 3 or 4).
2 81O.OFx.Op Stage x of overfrequency protection operates (x=1, 2, 3 or 4).
3 81O.St Overfrequency protection starts.
3.15.1.5 Logic
SIG 81O.En1
&
SIG 81O.En2 &
81O.OF1.On
EN [81O.OF1.En]
SIG 81O.Blk
&
SIG FD.Pkp
OTH U1<0.15Un ≥1
SIG f＜40 or f＞65

&
OTH f>[81O.f_Pkp] 50ms 0ms

81O.St1
&
SET f>[81O.OF1.f_Set] & [81O.OF1.t_Op] 0ms 81O.OF1.Op
EN [81O.OF1.En]
Figure 3.15-1 Logic diagram of overfrequency protection (stage 1)

Date: 2014-03-05
3 Operation Theory
SIG 81O.En1
&
SIG 81O.En2 &
81O.OF2.On
EN [81O.OF2.En]
SIG 81O.Blk
&
SIG FD.Pkp
OTH U1<0.15Un ≥1

&

81O.St2
&
EN [81O.OF2.En]
SIG 81O.En1
&
SIG 81O.En2 &
EN [81O.OF3.En]
81O.OF3.On
SIG 81O.Blk
&
SIG FD.Pkp
OTH U1<0.15Un ≥1

&

81O.St3
&
EN [81O.OF3.En]
SIG 81O.En1
&
SIG 81O.En2 &
81O.OF4.On
EN [81O.OF4.En]
SIG 81O.Blk
&
SIG FD.Pkp
OTH U1<0.15Un ≥1

&

81O.St4
&
EN [81O.OF4.En]

Date: 2014-03-05
3 Operation Theory
SIG 81O.St1 ≥1
SIG 81O.St2
≥1
SIG 81O.St3 ≥1 81O.St
SIG 81O.St4
Figure 3.15-5 Logic diagram of overfrequency protection (start)
3.15.1.6 Settings
Table 3.15-2 Settings of overfrequency protection

Frequency pickup setting for
1 81O.f_Pkp 50.000~65.000 (Hz) 0.001 Hz
overfrequency protection
Frequency setting for stage 1 of
2 81O.OF1.f_Set 50.000~65.000 (Hz) 0.001 Hz
Time delay for stage 1 of
3 81O.OF1.t_Op 0.050~20.000 (s) 0.001 s
4 81O.OF1.En 0 or 1
0: disable
1: enable
5 81O.OF2.f_Set 50.000~65.000 (Hz) 0.001 Hz
6 81O.OF2.t_Op 0.050~20.000 (s) 0.001 s
7 81O.OF2.En 0 or 1
0: disable
1: enable
8 81O.OF3.f_Set 50.000~65.000 (Hz) 0.001 Hz
9 81O.OF3.t_Op 0.050~20.000 (s) 0.001 s
10 81O.OF3.En 0 or 1
0: disable
1: enable
11 81O.OF4.f_Set 50.000~65.000 (Hz) 0.001 Hz
12 81O.OF4.t_Op 0.050~20.000 (s) 0.001 s
13 81O.OF4.En 0 or 1 Enabling/disabling stage 4 of

Date: 2014-03-05
3 Operation Theory
0: disable
1: enable
3.15.2 Underfrequency Protection

In case of frequency decline due to lack of active power in the power system, underfrequency
protection operates to shed part of the load according to the declined value of frequency to
re-balance the power supply and the load.
Underfrequency protection consists of the four stages (stage 1 to stage 4). When system
frequency is smaller than the setting [81U.f_Pkp], underfrequency protection will put into service.
In order to prevent possible maloperation of underfrequency protection in conditions of high

harmonics, voltage circuit failures and so on, such blocking measures are carried out as follows:
1. Blocking in undervoltage condition
If the positive voltage U1<0.15Un, the calculation of protection is not carried out and the output
relay will be blocked.
2. df/dt blocking element
If －df/dt≥[81U.df/dt_Blk], the calculation of protection is not carried out and the output relay will
be blocked. The blocking element will not be released automatically until the system frequency
recovers to be less than the setting [81U.f_Pkp].
3. Frequency abnormality condition
When f<40Hz or f>65Hz, underfrequency protection will be blocked
Operation criteria of underfrequency protection is shown in the following equation.
f<[81U.UFx.f_Set] Equation 3.15-2
Where:
f is system frequency.
[81U.UFx.f_Set] is the frequency settings of stage x (x=1, 2, 3 or 4) of underfrequency protection.
The equation of df/dt blocking function is as follows.
df/dt≥[81U.df/dt_Blk] Equation 3.15-3
Where:
df/dt is the frequency slip speed and the time step (i.e. dt) for the calucation is equal to 5 cycle.
[81U.df/dt_Blk] is the setting of df/dt blocking underfrequency protection.
Underfrequency protection can be blocked by the frequency slip speed (df/dt). If the logic setting

Date: 2014-03-05
3 Operation Theory
[81U.UFx.En_df/dt_Blk] (x=1, 2, 3 or 4) is set as “1”, when Equation 3.15-2 and Equation 3.15-3
are met, it is decided that a fault occurred and the corresponding stage underfrequency protection
is blocked at the same time for the purpose of waiting for operation of other related protection. The
blocking signal will not reset until the system frequency recovers, i.e. the system frequency is
greater than the setting [81U.f_Pkp]. If the logic setting is set as “0”, when Equation 3.15-2 and
Equation 3.15-3 are met, the stage underfrequency protection will be released to operate.
81U.UFx
81U.En1 81U.UFx.On
81U.En2 81U.St
81U.Blk 81U.UFx.Op
Table 3.15-3 I/O signals of underfrequency protection

Underfrequency protection enabling input 1, it is triggered from binary input or
1 81U.En1
2 81U.En2
Underfrequency protection blocking input, it is triggered from binary input or
3 81U.Blk
1 81U.UFx.On Stage x of underfrequency protection is enabled (x=1, 2, 3 or 4).
2 81U.UFx.Op Stage x of underfrequency protection operates (x=1, 2, 3 or 4).
3 81U.St Underfrequency protection starts.

Date: 2014-03-05
3 Operation Theory
3.15.2.5 Logic
SIG 81U.En1
&
SIG 81U.En2
EN [81U.UF1.En]
&
81U.UF1.On
SIG 81U.Blk
&
SIG FD.Pkp &
OTH U1<0.15Un ≥1
SIG f<40 or f>65
OTH f<[81U.f_Pkp] 50ms 0ms

81U.St1
SET -df/dt>[81U.df/dt_Blk] >=1 &
[81U.UF1.t_Op] 0ms 81U.UF1.Op
EN 81U.UF1.En_df/dt_Blk
SET f<[81U.UF1.f_Set] &
EN [81U.UF1.En]
Figure 3.15-6 Logic diagram of underfrequency protection (stag1)
SIG 81U.En1
&
SIG 81U.En2
EN [81U.UF2.En]
&
81U.UF2.On
SIG 81U.Blk
&
SIG FD.Pkp &
OTH U1<0.15Un ≥1
SIG f<40 or f>65

81U.St2
EN [81U.UF2.En]

Date: 2014-03-05
3 Operation Theory
SIG 81U.En1
&
SIG 81U.En2
EN [81U.UF3.En]
&
81U.UF3.On
SIG 81U.Blk
&
SIG FD.Pkp &
OTH U1<0.15Un ≥1
SIG f<40 or f>65

81U.St3
EN [81U.UF3.En]
SIG 81U.En1
&
SIG 81U.En2
EN [81U.UF4.En]
&
81U.UF4.On
SIG 81U.Blk
&
SIG FD.Pkp &
OTH U1<0.15Un ≥1
SIG f<40 or f>65

81U.St4
EN [81U.UF4.En]

Date: 2014-03-05
3 Operation Theory
SIG 81U.St1 >=1
SIG 81U.St2
>=1
SIG 81U.St3 >=1 81U.St
SIG 81U.St4
Figure 3.15-10 Logic diagram of underfrequency protection (start)
3.15.2.6 Settings
Table 3.15-4 Settings of underfrequency protection

Frequency pickup setting for
1 81U.f_Pkp 45.000~60.000 0.01 Hz
underfrequency protection
Rate of frequency change for
2 81U.df/dt_Blk 0.200~20.000 0.01 Hz/s
blocking underfrequency protection
3 81U.UF1.f_Set 45.000~60.000 0.001 Hz
4 81U.UF1.t_Op 0.050~30.000 0.01 s
5 81U.UF1.En 0 or 1
0: disable
1: enable
Enabling/disabling rate of frequency
change to block stage 1 of
6 81U.UF1.En_df/dt_Blk 0 or 1 underfrequency protection
0: disable
1: enable
7 81U.UF2.f_Set 45.000~60.000 0.001 Hz
8 81U.UF2.t_Op 0.050~30.000 0.01 s
9 81U.UF2.En 0 or 1
0: disable
1: enable
0: disable
1: enable
11 81U.UF3.f_Set 45.000~60.000 0.001 Hz Frequency setting for stage 3 of

Date: 2014-03-05
3 Operation Theory
12 81U.UF3.t_Op 0.050~30.000 0.01 s
13 81U.UF3.En 0 or 1
0: disable
1: enable
0: disable
1: enable
15 81U.UF4.f_Set 45.000~60.000 0.001 Hz
16 81U.UF4.t_Op 0.050~30.000 0.01 s
17 81U.UF4.En 0 or 1
0: disable
1: enable
0: disable
1: enable
3.16 Breaker Failure Protection

Duplicated protection configurations are usually adopted for EHV power system, but the primary
equipment, circuit breaker, is not duplicated. Breaker failure protection is adopted to cater circuit
breaker tripping failure.
Breaker failure protection issues a back-up trip command to trip adjacent circuit breakers in case
of a tripping failure of the circuit breaker, and clears the fault as requested by the device. To utilize
the protection information of faulty equipment and the electrical information of failure circuit
breaker to constitute the criterion of breaker failure protection, it can ensure that the adjacent
circuit breakers of failure circuit breaker are tripped with a shorter time delay, so that the affected
area is minimized, and ensure stable operation of the entire power grid to prevent generators,
transformers and other components from seriously damaged.
The instantaneous re-tripping function, after receiving tripping signal from other device and the
corresponding phase overcurrent element operating, is available and provides phase-segregated

Date: 2014-03-05
3 Operation Theory
binary output contact, which can ensure the circuit breaker is still tripped in case the secondary
circuit between the device and the circuit breaker is abnormal, to avoid undesired tripping of
breaker failure protection and the expansion of the affected area. Instantaneous re-tripping
function does not block AR.
When both the phase-segregated tripping contact from line protection and the corresponding
phase overcurrent element operate, or both the three-phase tripping contact and any phase
overcurrent element operate, breaker failure protection will send three-phase tripping command to
trip local circuit breaker after time delay of [50BF.t1_Op] and trip all adjacent circuit breakers after
time delay of [50BF.t2_Op].
When the protection element except undervoltage element within this device operates and issues
tripping signal, breaker failure protection will also be initiated.
Taking into account that the faulty current is too small for generator or transformer fault, the
sensitivity of phase current element may not meet the requirements, zero-sequence current
criterion and negative-sequence current criterion are provided in addition to the phase overcurrent
element for breaker failure protection initiated by input signal [50BF.ExTrp3P_GT] from generator
and transformer protection. They can be enabled or disabled by logic settings [50BF.En_3I0_3P]
and [50BF.En_I2_3P] respectively.
For some special fault (for example, mechanical protection or overvoltage protection operating),
maybe faulty current is very small and current criterion of breaker failure protection is not met, in
order to make breaker failure protection can also operate under the above situation, an input
signal [50BF.ExTrp_WOI] is equipped to initiate breaker failure protection, once the input signal is
energized, normally closed auxiliary contact of circuit breaker is chosen in addition to breaker
failure current check to trigger breaker failure timer. The device takes current as priority with CB
auxiliary contact (52b) as an option criterion for breaker failure check.
50BF
50BF.ExTrp3P_L 50BF.On
50BF.ExTrp3P_GT 50BF.Op_ReTrpA
50BF.ExTrp_WOI 50BF.Op_ReTrpB
50BF.ExTrpA 50BF.Op_ReTrpC
50BF.ExTrpB 50BF.Op_ReTrp3P
50BF.ExTrpC 50BF.Op_t1
50BF.En 50BF.Op_t2
50BF.Blk

Date: 2014-03-05
3 Operation Theory
3.16.4 I/O Signals

Table 3.16-1 I/O signals of breaker failure protection

1 50BF.ExTrp3P_L Input signal of three-phase tripping contact from line protection
Input signal of three-phase tripping contact from generator or transformer
2 50BF.ExTrp3P_GT
protection
3 50BF.ExTrpA Input signal of phase-A tripping contact from external device
4 50BF.ExTrpB Input signal of phase-B tripping contact from external device
5 50BF.ExTrpC Input signal of phase-C tripping contact from external device
Input signal of three-phase tripping contact from external device. Once it is
6 50BF.ExTrp_WOI energized, normally closed auxiliary contact of circuit breaker is chosen in
addition to breaker failure current check to trigger breaker failure timers.
7 50BF.En Input signal of enabling breaker failure protection
Breaker failure protection blocking input, such as function blocking binary input.
8 50BF.Blk
When the input is 1, breaker failure protection is reset and time delay is cleared.
1 50BF.On Breaker failure protection is enabled
2 50BF.Op_ReTrpA Breaker failure protection operates to re-trip phase-A circuit breaker
3 50BF.Op_ReTrpB Breaker failure protection operates to re-trip phase-B circuit breaker
4 50BF.Op_ReTrpC Breaker failure protection operates to re-trip phase-C circuit breaker
5 50BF.Op_ReTrp3P Breaker failure protection operates to re-trip three-phase circuit breaker
6 50BF.Op_t1 Stage 1 of breaker failure protection operates

Date: 2014-03-05
3 Operation Theory
3.16.5 Logic
SIG 50BF.En
&
EN [50BF.En] 50BF.On
SIG 50BF.Blk
SIG 50BF.On
&
SIG FD.Pkp
EN [50BF.En_ReTrp]
EN [50BF.En_3I0_1P] >=1
SET 3I0>[50BF.3I0_Set]
SIG BFI_A >=1 & &

>=1 [50BF.t_ReTrp] 0ms [50BF.Op_ReTrpA]
BI [50BF.ExTrpA]
SET IA>[50BF.I_Set]
SIG BFI_B >=1 & &

>=1 [50BF.t_ReTrp] 0ms [50BF.Op_ReTrpB]
BI [50BF.ExTrpB]
SET IB>[50BF.I_Set]
SIG BFI_C >=1 & &

>=1 [50BF.t_ReTrp] 0ms [50BF.Op_ReTrpC]
BI [50BF.ExTrpC] >=1
SET IC>[50BF.I_Set] >=1
SIG BFI_3P >=1

&
BI [50BF.ExTrp3P_L] & [50BF.Op_ReTrp3P]
>=1
BI [50BF.ExTrp3P_GT] >=1
BI [50BF.ExTrp_WOI]
&
EN [50BF.En_3I0_3P] &
>=1
>=1
SET 3I0>[50BF.3I0_Set]
&
EN [50BF.En_I2_3P] &
SET I2>[50BF.I2_Set]
& [50BF.t1_Op] 0ms [50BF.Op_t1]
EN [50BF.En_CB_Ctrl] &
[50BF.t2_Op] 0ms [50BF.Op_t2]
BI [52b_PhA]
&
BI [52b_PhB]
BI [52b_PhC]
SIG 50BF.On &
SIG FD.Pkp
Figure 3.16-1 Logic diagram of breaker failure protection

Date: 2014-03-05
3 Operation Theory
3.16.6 Settings
Table 3.16-2 Settings of breaker failure protection

Current setting of phase current
1 50BF.I_Set (0.050~30.000 )×In 0.001 A
criterion for BFP
Current setting of zero-sequence
2 50BF.3I0_Set (0.050~30.000 )×In 0.001 A
current criterion for BFP
Current setting of
3 50BF.I2_Set (0.050~30.000 )×In 0.001 A negative-sequence current
criterion for BFP
4 50BF.t_ReTrp 0.000~10.000 0.001 s Time delay of re-tripping for BFP
5 50BF.t1_Op 0.000~10.000 0.001 s Time delay of stage 1 for BFP
6 50BF.t2_Op 0.000~10.000 0.001 s Time delay of stage 2 for BFP

Enabling/disabling breaker failure
protection
7 50BF.En 0 or 1
0: disable
1: enable
Enabling/disabling re-trip function
for BFP
8 50BF.En_ReTrp 0 or 1
0: disable
1: enable
Enabling/disabling zero-sequence
current criterion for BFP initiated by
9 50BF.En_3I0_1P 0 or 1 single-phase tripping contact
0: disable
1: enable
Enabling/disabling zero-sequence
current criterion for BFP initiated by
10 50BF.En_3I0_3P 0 or 1 three-phase tripping contact
0: disable
1: enable
Enabling/disabling
negative-sequence current criterion
for BFP initiated by three-phase
11 50BF.En_I2_3P 0 or 1
tripping contact
0: disable
1: enable
Enabling/disabling breaker failure
protection can be initiated by
normally closed contact of circuit
12 50BF.En_CB_Ctrl 0 or 1
breaker
0: disable
1: enable
3.17 Thermal Overload Protection

During overload operation of a transmission line (specially for cable), great current results in

Date: 2014-03-05
3 Operation Theory
greater heat to lead temperature increase and if the temperature reaches too high values the
equipment might be damaged.
Thermal overload protection estimates the internal heat content (temperature) continuously. This
estimation is made by using a thermal model with two time constants, which is based on current
measurement.
When the temperature increases to the alarm value, the protection issues alarm signals to remind
the operator for attention, and if the temperature continues to increase to the trip value, the
protection sends trip command to disconnect the protected line.
Thermal overload protection has following functions:
 Thermal time characteristic adopting IEC 60255-8
 Two stages for alarm purpose and two stages for trip purpose
 Thermal accumulation can be cleared by external input signal
The device provides a thermal overload model which is based on the IEC60255-8 standard. The
thermal overload formulas are shown as below.
1. Criterion of cooling start characteristic:
2. Criterion of hot start characteristic:
Where:
T = Time to operate (in seconds)
 = Thermal time constant of the equipment to be protected, the setting [49.Tau]

IB = Full load current rating, the setting [49.Ib_Set]
I = The RMS value of the largest phase current
IP = Steady state pre-loading before application of the overload
k = Factor associated to the thermal state formula, the setting [49.K]
ln = Natural logarithm
The characteristic curve of thermal overload model is shown in Figure 3.17-1.

Date: 2014-03-05
3 Operation Theory
t Refer to IEC60255-8
Ip
P=—
IB
P = 0.0
P = 0.6
P = 0.8
P = 0.9
kIB I
Figure 3.17-1 Characteristic curve of the thermal overload model
The hot start characteristic is adopted in the device. The calculation is carried out at zero of Ip, so
users need not to set the value of Ip.
Tripping outputs of the protection is controlled by current, even if the thermal accumulation value is
greater than the setting for tripping, the protection drops off instantaneously when current
disappears. Alarm outputs of the protection is not controlled by current, and only if the thermal
accumulation value is greater than the setting for alarm, alarm output contacts, which can be
connected to block the auto-reclosure, will operate.
49
49.Clr_Cmd 49.On
49.En 49.St
49.Blk 49-1.Alm
49-1.Op
49-2.Alm
49-2.Op
3.17.4 I/O Signals

Table 3.17-1 I/O signals of thermal overload protection

1 49.Clr_Cmd Input signal of clear thermal accumulation value
Thermal overload protection enabling input, it is triggered from binary input or
2 49.En
3 49.Blk Thermal overload protection blocking input, it is triggered from binary input or

Date: 2014-03-05
3 Operation Theory

1 49.On Thermal overload protection is enabled.
2 49.St Thermal overload protection starts.
3 49-1.Op Stage 1 of thermal overload protection operates to trip.
5 49-1.Alm Stage 1 of thermal overload protection operates to alarm.
3.17.5 Logic
SIG 49.En &

&
SIG 49.Blk 49.On
EN [49-1.En_Trp] >=1
EN [49-1.En_Alm]
&
SIG FD.Pkp 49.St
& Timer
t
49-1.Op
t
SIG I3P
& Timer
t
49-1.Alm
SET [49.Ib_Set]
t
BI [49.Clr_Cmd]
Figure 3.17-2 Logic diagram of thermal overload protection (stage 1)
SIG 49.En &

&
SIG 49.Blk 49.On
EN [49-2.En_Trp] >=1
EN [49-2.En_Alm]
&
SIG FD.Pkp 49.St
& Timer
t
49-2.Op
t
SIG I3P
& Timer
t
49-2.Alm
SET [49.Ib_Set]
t
BI [49.Clr_Cmd]
Figure 3.17-3 Logic diagram of thermal overload protection (stage 2)

Date: 2014-03-05
3 Operation Theory
3.17.6 Settings
Table 3.17-2 Settings of thermal overload protection

The factor setting for stage 1 of
thermal overload protection which
1 49-1.K 1.000~3.000 0.001 %
is associated to the thermal state
formula
The factor setting for stage 2 of
thermal overload protection which
2 49-2.K 1.000~3.000 0.001 %
is associated to the thermal state
formula
The reference current setting of the
3 49.Ib_Set (0.050~30.000 )×In 0.001 A
thermal overload protection
The time constant setting of the
4 49.Tau 0.100~100.000 0.001 min
IDMT overload protection
thermal overload protection for
5 49-1.En_Alm 0 or 1 alarm purpose
0: disable
1: enable
thermal overload protection for trip
6 49-1.En_Trp 0 or 1 purpose
0: disable
1: enable
thermal overload protection for
7 49-2.En_Alm 0 or 1 alarm purpose
0: disable
1: enable
thermal overload protection for trip
8 49-2.En_Trp 0 or 1 purpose
0: disable
1: enable
3.18 Stub Overcurrent Protection

Stub overcurrent protection is mainly designed for one and a half breakers arrangement. When
line disconnector is open and transmission line is put into maintenance, line VT is no voltage.
Distance protection is disabled, and stub overcurrent protection is enabled. It is used to protect
stub section among for two circuit breakers and line disconnector. Usually, stub overcurrent
protection is enabled automatically by normally closed auxiliary contact of line disconnector.

Date: 2014-03-05
3 Operation Theory
CT1 CT2
Bus Bus
To the device
Line Line
Figure 3.18-1 3/2 breakers arrangement
50STB
50STB.En1 50STB.On
50STB.En2 50STB.Op
50STB.Blk 50STB.St
50STB.89b_DS 50STB.StA
50STB.StB
50STB.StC
3.18.3 I/O Signals

Table 3.18-1 I/O signals of stub overcurrent protection

Stub overcurrent protection enabling input 1, it is triggered from binary input or
1 50STB.En1
2 50STB.En2
Stub overcurrent protection blocking input, it is triggered from binary input or
3 50STB.Blk
4 50STB.89b_DS Normally closed auxiliary contact of line disconnector
1 50STB.On Stub overcurrent protection is enabled.
2 50STB.Op Stub overcurrent protection operates.

Date: 2014-03-05
3 Operation Theory
3 50STB.St Stub overcurrent protection starts.

4 50STB.StA Phase A of stub overcurrent protection starts.
5 50STB.StB Phase B of stub overcurrent protection starts.
6 50STB.StC Phase C of stub overcurrent protection starts.
3.18.4 Logic
Only one stage is available to stub overcurrent protection. Based on calculating summation
current from dual CTs, the logic scheme of stub overcurrent protection is shown as Figure 3.18-2.
SIG 50STB.En1
&
SIG 50STB.En2 &
50STB.On
SIG 50STB.Blk
EN [50STB.En]
&
SIG FD.Pkp
>=1 [50STB.t_Op] 50STB.Op

SIG 50STB.89b_DS
& 50STB.St
50STB.StA
SET Ia>[50STB.I_Set]
&
50STB.StB
SET Ib>[50STB.I_Set]
&
50STB.StC
SET Ic>[50STB.I_Set]
Figure 3.18-2 Logic diagram of stub overcurrent protection
3.18.5 Settings
Table 3.18-2 Settings of stub overcurrent protection

Current setting of stub overcurrent
1 50STB.I_Set (0.050~30.000)×In 0.001 A
protection
Time delay of stub overcurrent
2 50STB.t_Op 0.000~10.000 0.001 s
protection
Enabling/disabling stub overcurrent
protection
3 50STB.En 0 or 1
1: enable
0: disable

Date: 2014-03-05
3 Operation Theory
3.19 Dead Zone Protection

Generally, fault current is very large when multi-phase fault occurs between CT and circuit breaker
(i.e. dead zone) and it will have a greater impact on the system. Breaker failure protection can
operate after a longer time delay, in order to clear the dead zone fault quickly and improve the
system stability, dead zone protection with shorter time delay (compared with breaker failure
protection) is adopted.
For some wiring arrangement (for example, circuit breaker is located between CT and the line), if
fault occurs between CT and circuit breaker, line protection can operate to trip circuit breaker
quickly, but the fault have not been cleared since local circuit breaker is tripped. Here dead zone
protection is needed in order to trip relevant circuit breaker.
The criterion for dead zone protection is: when dead zone protection is enabled, binary input of
initiating dead zone protection is energized (by default, three-phase tripping signal is used to
initiate dead zone protection), if overcurrent element for dead zone protection operates, then
corresponding circuit breaker is tripped and three phases normally closed contact of the circuit
breaker are energized, dead zone protection will operate to trip adjacent circuit breaker after a
time delay.
50DZ
50DZ.En1 50DZ.On
50DZ.En2 50DZ.Op
50DZ.Blk 50DZ.St
50DZ.Init
3.19.4 I/O Signal

Table 3.19-1 I/O signals of dead zone protection

1 50DZ.En1 Dead zone protection enabling input 1, it can be binary inputs or logic link.
Dead zone protection blocking input, such as function blocking binary input. When
3 50DZ.Blk
the input is 1, dead zone protection is reset and time delay is cleared.
4 50DZ.Init Initiation signal input of the dead zone protection.
1 50DZ.On Dead zone protection is enabled.
2 50DZ.St Dead zone protection starts.

Date: 2014-03-05
3 Operation Theory
3 50DZ.Op Dead zone protection operates.
3.19.5 Logic
EN [50DZ.En]
&
SIG 50DZ.En1 &
50DZ.On
SIG 50DZ.En2
SIG 50DZ.Blk &
SIG FD.Pkp
BI [52b_PhA]
&
BI [52b_PhB]
BI [52b_PhC]
50DZ.St
SET Ia > [50DZ.I_Set]
&
>=1 & [50DZ.t_Op] 0ms 50DZ.Op
SET Ib > [50DZ.I_Set]
SET Ic > [50DZ.I_Set]
SIG 50DZ.Init
Figure 3.19-1 Dead zone protection
3.19.6 Settings
Table 3.19-2 Settings of dead zone protection

Current setting for dead zone
protection. This setting shall ensure the
1 50DZ.I_Set (0.050~30.000)×In 0.001 A
protection being sensitive enough if
dead zone fault occurs.
2 50DZ.t_Op 0.000~10.000 0.001 s Time delay of dead zone protection.
Enabling/disabling dead zone
protection.
3 50DZ.En 0 or 1 -
1: enable
0: disable
3.20 Pole Discrepancy Protection

The pole discrepancy of circuit breaker may occur during operation of a breaker with segregated
operating gears for the three phases. The reason could be an interruption in the tripping/closing
circuits, or mechanical failure. A pole discrepancy can only be tolerated for a limited period. When
there is loading, zero-sequence or negative-sequence current will be generated in the power

Date: 2014-03-05
3 Operation Theory
system, which will result in overheat of the generator or the motor. With the load current increasing,
overcurrent elements based on zero-sequence current or negative-sequence current may operate.
Pole discrepancy protection is required to operate before the operation of these overcurrent
elements.
Pole discrepancy protection determines three-phase breaker pole discrepancy condition by its
phase segregated CB auxiliary contacts. In order to improve the reliability of pole discrepancy
protection, the asymmetrical current component can be selected as addition criteria when needed.
62PD
62PD.En1 62PD.On
62PD.En2 62PD.Op
62PD.Blk 62PD.St
3.20.4 I/O Signals

Table 3.20-1 I/O signals of pole discrepancy protection

Pole discrepancy protection enabling input 1, it is triggered from binary input or
1 62PD.En1
Pole discrepancy protection enabling input 2, it is triggered from binary input or
2 62PD.En2
Pole discrepancy protection blocking input, it is triggered from binary input or
3 62PD.Blk
1 62PD.On Pole discrepancy protection is enabled.
2 62PD.Op Pole discrepancy protection operates to trip
3 62PD.St Pole discrepancy protection starts
3.20.5 Logic
Phase-segregated circuit breaker auxiliary contacts are connected to the device. When the state
of three phase-segregated circuit breaker auxiliary contacts are inconsistent, pole discrepancy
protection will be started and initiate output after a time delay [62PD.t_Op].
Pole discrepancy protection can be blocked by external input signal [62PD.Blk]. In general, this
input signal is usually from the output of 1-pole AR initiation, so as to prevent pole discrepancy
protection from operation during 1-pole AR initiation.

Date: 2014-03-05
3 Operation Theory
SIG 62PD.En1
&
SIG 62PD.En2 &
62PD.On
EN [62PD.En]
BI [62PD.Blk]
&
SIG FD.Pkp 62PD.St

&
BI [62PD.In_PD] [62PD.t_Op] 0ms 62PD.Op
EN [62PD.En_3I0/I2_Ctrl] >=1
SET 3I0>[62PD.3I0_Set] >=1
SET I2>[62PD.I2_Set]
Figure 3.20-1 Logic diagram of pole discrepancy protection
The signal “62PD.In_PD” is input signal of pole discrepancy status, which is always from PD signal
of circuit breaker position supervison module. When the states of three auxiliary contacts of
phase-segregate circuit breaker are inconsistent, the signal is energized.
3.20.6 Settings
Table 3.20-2 Settings of pole discrepancy protection

Current setting of residual current
1 62PD.3I0_Set (0.050~30.000 )×In 0.001 A criterion for pole discrepancy
protection
Current setting of
2 62PD.I2_Set (0.050~30.000 )×In 0.001 A negative-sequence current criterion
for pole discrepancy protection
Time delay of pole discrepancy
3 62PD.t_Op 0.000~600.000 0.001 s
protection
Enabling/disabling pole
discrepancy protection
4 62PD.En 0 or 1
0: disable
1: enable
Enabling/disabling residual
current criterion and
negative-sequence current criterion
5 62PD.En_3I0/I2_Ctrl 0 or 1
for pole discrepancy protection
0: disable
1: enable
3.21 Broken Conductor Protection

Single-phase earthing fault and two-phases earthing fault are the most common fault on circuits,
the fault is easy to detect because the fault current will increase obviously.

Date: 2014-03-05
3 Operation Theory
Broken-conductor fault is difficult to detect since there is no increase of current but

negative-sequence current, so negative-sequence overcurrent protection can be considered to
clear broken-conductor fault. However, under heavy load condition, negative-sequence current is
relative large due to unbalance loading, but negative-sequence current because of
broken-conductor fault under light load condition is relative small. If negative-sequence current
protection is set larger than maximum negative-sequence current under loading, the protection
may be failure to operate if broken-conductor fault happens under light load condition,
negative-sequence overcurrent protection is therefore not suitable to apply for broken-conductor
fault.
The network of single-phase broken condition is similar to that of two-phases earthing fault,
positive-sequence, negative-sequence and zero-sequence network is connected in parallel, I2/I1=
Z0/(Z0+Z2), generally, zero-sequence impedance is larger than positive-sequence impedance, i.e.
I2/I1>0.5. The network of two-phases broken condition is similar to that of single-phase earthing
fault, positive-sequence, negative-sequence and zero-sequence network is connected in series,
so I2/I1=1.

Broken-conductor fault mainly is single-phase broken or two-phases broken. According to the ratio
of negative-sequence current to positive-sequence current (I2/I1), it is used to judge whether there
is an broken-conductor fault. Negative-sequence current under normal operating condition (i.e.
unbalance current) is due to CT error and unbalance load, so the ratio of negative-sequence
current to positive-sequence current (amplitude) is relative steady. The value with margin can then
be used as the setting of broken conductor protection. It is mainly used to detect broken-conductor
fault and CT circuit failure as well.
46BC
46BC.En1 46BC.On
46BC.En2 46BC.St
46BC.Blk 46BC.Op
46BC.Alm
3.21.4 I/O Signals

Table 3.21-1 I/O signals of broken conductor protection

Enable broken conductor protection input 1, it is triggered from binary input or
1 46BC.En1
2 46BC.En2

Date: 2014-03-05
3 Operation Theory
Broken conductor protection blocking input, it is triggered from binary input or

3 46BC.Blk
1 46BC.On Broken-conductor protection is enabled.
2 46BC.St Broken-conductor protection starts.
3 46BC.Op Broken-conductor protection operates to trip.
4 46BC.Alm Broken-conductor protection operates to alarm.
3.21.5 Logic
SIG [46BC.En1] &
SIG [46BC.En2]
&
46BC.On
SIG [46BC.Blk] 46BC.St

&
[46BC.t_Op] 0ms
SET Ia>[46BC.I_Min]
>=1
SET Ib>[46BC.I_Min]
SET Ic>[46BC.I_Min]
&
SET I2/I1>[46BC.I2/I1_Set]
46BC.Op
SET [46BC.En_Trp]
&
46BC.Alm
SET [46BC.En_Alm]
Figure 3.21-1 Logic diagram of broken conductor protection
3.21.6 Settings
Table 3.21-2 Settings of broken conductor protection

Ratio setting (negative-sequence
1 46BC.I2/I1_Set 0.20~1.00 0.001 current to positive-sequence current)
of broken conductor protection
Time delay of broken conductor
2 46BC.t_Op 0.000~600.000 0.001 s
protection
Minimum operation current of broken
3 46BC.I_Min (0.050~30.000)×In 0.001 A
conductor protection
Enabling/disabling broken conductor
protection to operate to trip
4 46BC.En_Trp 0 or 1
0: disable
1: enable
5 46BC.En_Alm 0 or 1 Enabling/disabling broken conductor

Date: 2014-03-05
3 Operation Theory
protection to operate to alarm

0: disable
1: enable
3.22 Reverse Power Protection

Due to various reasons lead to lose motivity, synchronous generator is changed to run as a motor
state, Absorbing energy from the power grid to drive a turbine (gas turbine) operation. In order to
prevent turbine blade or gas turbine gear from being damaged, reverse power protection (reversal
direction) should be configured.
Reverse power protection provides two stages: stage 1 can be set as alarm purpose or tripping
purpose, and stage 2 is only for tripping purpose. When reverse power value of the generator
detected is greater than reverse power protection setting ([32R1.P_Set]), reverse power protection
can operate to alarm or trip with the time delay. After overload protection, over-excitation
protection or loss-of-excitation protection, such as abnormal operation protection operates, the
generator needs sequential tripping. The steam valve of turbine has to be closed firstly, and
sequential tripping reverse power protection blocked by position contact of steam valve and circuit
breaker operates to trip with the time delay.
Generator power is calculated by three-phase voltage and three-phase current of generator

terminal. Positive sequence component of active power is calculated by fundamental wave of the
voltage and current The benefits is that reverse power protection is independent of the asymmetric
component, so as to truly reflect the load of the engine power system.
The level of generator absorbing the active power will depend on the need to overcome the friction
loss, according to different types of generator units, the settings of reverse power protection will be
different. During testing in the primary side of the generator unit, the active power absorbed by the
generator can be measured by the device.
The operation criterion:
[32R.Opt_Dir]=1 AND P<-[32Rx.P_Set]
or
[32R.Opt_Dir]=0 AND P>[32Rx.P_Set]

Date: 2014-03-05
3 Operation Theory
32R
32R1.En P1
32R1.Blk 32R1.On
32R2.En 32R1.St
32R2.Blk 32R1.Op
32R1.Alm
32R2.On
32R2.St
32R2.Op
3.22.4 I/O Signals

Table 3.22-1 I/O signals of reverse power protection

Enable stage 1 of reverse power protection input 1, it is triggered from binary
1 32R1.En
Stage 1 of reverse power protection blocking input, it is triggered from binary
2 32R1.Blk
3 32R2.En
4 32R2.Blk
1 P1 Positive-sequence active power
2 32R1.On Stage 1 of reverse power protection is enabled.
3 32R1.St Stage 1 of reverse power protection starts.
4 32R1.Op Stage 1 of reverse power protection operates to trip.
5 32R1.Alm Stage 1 of reverse power protection operates to alarm.

Date: 2014-03-05
3 Operation Theory
3.22.5 Logic
SIG 32R1.En &
SIG 32R1.Blk
&
EN [32R1.En_Alm] >=1 32R1.On
EN [32R1.En_Trp]
SIG 32R1.On
SET [32R.Opt_Dir]=1 &
SIG P1<-[32R1.P_Set]
&
>=1 32R1.St
SIG P1>[32R1.P_Set]
&
[32R1.t_Alm] 0s 32R1.Alm
EN [32R1.En_Alm]
&
[32R1.t_Trp] 0s 32R1.Op
EN [32R1.En_Trp]
Figure 3.22-1 Logic diagram of stage 1 of reverse power protection
SIG 32R2.En &
SIG 32R2.Blk
&
32R2.On
EN [32R2.En_Trp]
SIG 32R2.On &

32R2.St
>=1
SIG P1<-[32R2.P_Set]
SIG P1>[32R2.P_Set]
&
[32R2.t_Trp] 0s 32R2.Op
EN [32R2.En_Trp]
Figure 3.22-2 Logic diagram of stage 2 of reverse power protection
When stage 2 of reverse power protection is used as sequential tripping reverse power protection,
it can be selectable to be controlled by position contact of steam valve and circuit breaker

Date: 2014-03-05
3 Operation Theory
3.22.6 Settings
Table 3.22-2 Settings of broken conductor protection

Power setting of stage 1 of reverse
power protection
1 32R1.P_Set (0.100~50.000)×In 0.01 W
It should be greater 0.5 times the
measured value of reverse power.
Time delay of stage 1 of reverse power
2 32R1.t_Alm 0.100~3000.000 0.01 s
3 32R1.t_Trp 0.100~3000.000 0.01 s
protection for tripping purpose
Enabling/disabling stage 1 of reverse
power protection to operate to trip
4 32R1.En_Trp 0 or 1
0: disable
1: enable
power protection to operate to alarm
5 32R1.En_Alm 0 or 1
0: disable
1: enable
Power setting of stage 2 of reverse
power protection
6 32R2.P_Set (0.100~50.000)×In 0.01 W
It should be greater 0.5 times the
measured value of reverse power.
7 32R2.t_Trp 0.100~3000.000 0.01 s
protection
power protection to operate to alarm
0: disable
1: enable
The directionality option of reverse
power protection
9 32R.Opt_Dir 0 or 1
3.23 Synchrocheck
The purpose of synchrocheck is to ensure two systems are synchronism before they are going to
be connected.
When two asynchronous systems are connected together, due to phase difference between the
two systems, larger impact will be led to the system during closing. Thus auto-reclosing and
manual closing are applied with the synchrocheck to avoid this situation and maintain the system

Date: 2014-03-05
3 Operation Theory
stability. The synchrocheck includes synchronism check and dead charge check.
The synchronism check function measures the conditions across the circuit breaker and compares
them with the corresponding settings. The output is only given if all measured quantities are
simultaneously within their set limits.
The dead charge check function measures the amplitude of line voltage and bus voltage at both
sides of the circuit breaker, and then compare them with the live check setting [25.U_Lv] and the
dead check setting [25.U_Dd]. The output is only given when the measured quantities comply with
the criteria.
Synchrocheck in this device can be used for auto-reclosing and manual closing for both
single-breaker and dual-breakers. Details are described in the following sections.
When used for the synchrocheck of single-breaker, comparative relationship between reference
voltage (UL, three-phase protection voltage) and synchronism voltage (UB, single-phase
synchronism voltage) for synchronism check is as follows.
UL
UB
Figure 3.23-1 Relationship between reference voltage and synchronism voltage
Figure 3.23-1 shows the characteristics of synchronism check element used for the auto-reclosing
if both line and busbar are live. The synchronism check element operates if voltage difference,
phase angle difference and frequency difference are all within their setting values.
1. The voltage difference is checked by the following equations.
UB≥[25.U_Lv]
UL≥[25.U_Lv]
|UB-UL|≤[25.U_Diff]
2. The phase difference is checked by the following equations.
UB×UL×cosØ≥0
UB×UL×sin([25.phi_Diff])≥UB×UL×|sinØ|
Where,

Date: 2014-03-05
3 Operation Theory
Ø is phase difference between UB and UL
3. The frequency difference is checked by the following equations.
|f(UB)-f(UL)|≤[25.f_Diff]
If frequency check is disabled (i.e. [25.En_fDiffChk] is set as “0”), a detected maximum slip cycle
can also be determined by the following equation based on phase difference setting and the
synchronism check time setting:
f =[25.phi_Diff]/(180×[25.t_SynChk])
Where:
f is slip cycle
If frequency check is enabled (i.e. [25.En_fDiffChk] is set as “1”), then [25.t_SynChk] can be set to
be a very small value (default value is 50ms).
3.23.2.1 Synchronism Voltage Circuit Failure Supervision
If synchronism voltage from line VT or busbar VT is used for auto-reclosing with synchronism or
dead line or busbar check, the synchronism voltage is monitored.
If the circuit breaker is in closed state (52b of three phases are de-energized), but the synchronism
voltage is lower than the setting [25.U_Lv], it means that synchronism voltage circuit fails and an
alarm [25.Alm_VTS_UB] or [25.Alm_VTS_UL] will be issued with a time delay of 10s.
If auto-reclosing is disabled, or the logic setting [25.En_NoChk] is set as “1”, synchronism voltage
is not required and synchronism voltage circuit failure supervision will be disabled.
When synchronism voltage circuit failure is detected, function of synchronism check and dead
check in auto-reclosing logic will be disabled.
After synchronism voltage reverted to normal condition, the alarm will be reset automatically with a
time delay of 10s.
SIG FD.Pkp >=1
SIG 79.Inprog
&
10s 10s
SIG UL<[25.U_Lv]
>=1
&
BI 25.MCB_VT_UL 25.Alm_VTS_UL
EN 25.En_SynChk >=1
SIG 25.En_DdL_DdB &
SIG 25.En_DdL_LvB
SIG 25.En_LvL_DdB
SIG 25.Blk_VTS_UL
Figure 3.23-2 Line voltage circuit failure supervision logic

Date: 2014-03-05
3 Operation Theory
SIG FD.Pkp >=1
SIG 79.Inprog
&
10s 10s >=1
SIG UB<[25.U_Lv] &
25.Alm_VTS_UB
BI 25.MCB_VT_UB
EN 25.En_SynChk >=1
SIG 25.En_DdL_DdB &
SIG 25.En_DdL_LvB
SIG 25.En_LvL_DdB
SIG 25.Blk_VTS_UB
Figure 3.23-3 Bus Voltage Circuit Failure Supervision logic

Date: 2014-03-05
3 Operation Theory
25
25.Blk_Chk 25.Ok_fDiffChk
25.Blk_SynChk 25.Ok_UDiffChk
25.Blk_DdChk 25.Ok_phiDiffChk
25.Start_Chk 25.Ok_DdL_DdB
25.Blk_VTS_UB 25.Ok_DdL_LvB
25.Blk_VTS_UL 25.Ok_LvL_DdB
25.MCB_VT_UB 25.Chk_LvL
25.MCB_VT_UL 25.Chk_DdL
25.Chk_LvB
25.Chk_DdB
25.Ok_DdChk
25.Ok_SynChk
25.Ok_Chk
25.Alm_VTS_UL
25.Alm_VTS_UB
f_Prot
f_Syn
U_Diff
f_Diff
phi_Diff
3.23.4 I/O Signals

Table 3.23-1 I/O signals of synchrocheck

1 25.Blk_Chk Input signal of blocking synchrocheck function for AR.
Input signal of blocking synchronism check for AR. If the value is “1”, the output of
2 25.Blk_SynChk
synchronism check is “0”.
3 25.Blk_DdChk Input signal of blocking dead charge check for AR.
Input signal of starting synchronism check, usually it was starting signal of AR
4 25.Start_Chk
from auto-reclosing module.
5 25.Blk_VTS_UB VT circuit supervision (UB) is blocked
6 25.Blk_VTS_UL VT circuit supervision (UL) is blocked

Date: 2014-03-05
3 Operation Theory
7 25.MCB_VT_UB Binary input for VT MCB auxiliary contact (UB)

8 25.MCB_VT_UL Binary input for VT MCB auxiliary contact (UL)
To indicate that frequency difference condition for synchronism check of AR is
1 25.Ok_fDiffChk
met, frequency difference between UB and UL is smaller than [25.f_Diff].
To indicate that voltage difference condition for synchronism check of AR is met,
2 25.Ok_UDiffChk
voltage difference between UB and UL is smaller than [25.U_Diff]
To indicate phase difference condition for synchronism check of AR is met, phase
3 25.Ok_phiDiffChk
difference between UB and UL is smaller than [25.phi_Diff].
4 25.Ok_DdL_DdB Dead line and dead bus condition is met
5 25.Ok_DdL_LvB Dead line and live bus condition is met
6 25.Ok_LvL_DdB Live line and dead bus condition is met
7 25.Chk_LvL Line voltage is greater than the voltage setting [25.U_Lv]
8 25.Chk_DdL Line voltage is smaller than the voltage setting [25.U_Dd]
9 25.Chk_LvB Bus voltage is greater than the voltage setting [25.U_Lv]
10 25.Chk_DdB Bus voltage is smaller than the voltage setting [25.U_Dd]
11 25.Ok_DdChk To indicate that dead charge check condition of AR is met
12 25.Ok_SynChk To indicate that synchronism check condition of AR is met
13 25.Ok_Chk To indicate that synchrocheck condition of AR is met
14 25.Alm_VTS_UB Synchronism voltage circuit is abnormal (UB)
15 25.Alm_VTS_UL Reference voltage circuit is abnormal (UL)
16 f_Prot Frequency of the voltage used by protection calculation
17 f_Syn Frequency of the voltage used by synchrocheck
18 U_Diff Voltage difference for synchronism check
19 f_Diff Frequency difference for synchronism check
20 phi_Diff Phase difference for synchronism check
3.23.5 Logic
These logic diagrams give the introduction to the working principles of the synchronism check and
dead charge check.
3.23.5.1 Synchronism Check Logic
The frequency difference, voltage difference, and phase difference of voltages from both sides of
the circuit breaker are calculated in the device, they are used as input conditions of the
synchronism check.
When the synchronism check function is enabled and the voltages of both ends meets the
requirements of the voltage difference, phase difference, and frequency difference, and there is no
synchronism check blocking signal, it is regarded that the synchronism check conditions are met.

Date: 2014-03-05
3 Operation Theory
SIG 25.Blk_Chk >=1

&
SIG 25.Blk_SynChk
EN [25.En_SynChk]
SIG 25.Start_Chk
SIG UB>[25.U_Lv]
& &
SIG UL>[25.U_Lv] 50ms 0ms & [25.t_SynChk] 0ms 25.Ok_SynChk
SIG 25.Ok_UDiff
SIG 25.Ok_phiDiff
SIG 25.Ok_fDiff
Figure 3.23-4 Synchronism check
3.23.5.2 Dead Charge Check Logic
The dead charge check conditions have three types, namely, live-bus and dead-line check,
dead-bus and live-line check and dead-bus and dead-line check. The above three modes can be
enabled and disabled by the corresponding logic settings. The device can calculate the measured
bus voltage and line voltage at both sides of the circuit breaker and compare them with the
settings [25.U_Lv] and [25.U_Dd]. When the voltage is higher than [25.U_Lv], the bus/line is
regarded as live. When the voltage is lower than [25.U_Dd], the bus/line is regarded as dead.
SIG 25.Blk_Chk >=1

&
SIG 25.Blk_DdChk &
>=1 [25.t_DdChk] 0ms 25.Ok_DdChk
SIG 25.Start_Chk
EN [25.En_DdL_DdB] &
25.Ok_DdL_DdB
SIG Uref<[25.U_Dd] &
SIG Usyn>[25.U_Lv]
EN [25.En_DdL_LvB] &
25.Ok_DdL_LvB
SIG Uref<[25.U_Dd] &
SIG Usyn>[25.U_Lv]
EN [25.En_LvL_DdB] &
25.Ok_LvL_DdB
SIG Uref>[25.U_Lv] &
SIG Usyn<[25.U_Dd]
SIG 25.Alm_VTS_UB >=1
SIG 25.Alm_VTS_UL
Figure 3.23-5 Dead charge check logic

Date: 2014-03-05
3 Operation Theory
3.23.5.3 Synchrocheck Logic
SIG 25.Ok_SynChk
>=1
EN 25.En_NoChk 25.Ok_Chk
SIG 25.Ok_DdChk
Figure 3.23-6 Synchrocheck logic
This device comprises two synchrocheck modules, correspond to circuit breaker 1 and circuit
breaker 2 respectively.
3.23.6 Settings
Table 3.23-2 Settings of synchrocheck

Voltage selecting mode of line.
0: A-phase voltage
1: B-phase voltage
1 25.Opt_Source_UL 0~5 1 2: C-phase voltage
3: AB-phase voltage
4: BC-phase voltage
5: CA-phase voltage
Voltage selecting mode of bus.
0: A-phase voltage
1: B-phase voltage
2 25.Opt_Source_UB 0~5 1 2: C-phase voltage
3: AB-phase voltage
4: BC-phase voltage
5: CA-phase voltage
3 25.U_Dd 0.05Un~0.8Un 0.001 V Voltage threshold of dead check
4 25.U_Lv 0.5Un~Un 0.001 V Voltage threshold of live check
Compensation coefficient for

5 25.K_Usyn 0.20-5.00
synchronism voltage
Phase difference limit of
6 25.phi_Diff 0~ 89 1 Deg
synchronism check for AR
Compensation for phase
7 25.phi_Comp 0~359 1 Deg difference between two
synchronism voltages
Frequency difference limit of
8 25.f_Diff 0.02~1.00 0.01 Hz
Voltage difference limit of
9 25.U_Diff 0.02Un~0.8Un V
10 25.t_DdChk 0.010~25.000 s Time delay to confirm dead check

Date: 2014-03-05
3 Operation Theory
condition
Time delay to confirm
11 25.t_SynChk 0.010~25.000 s
synchronism check condition
Enabling/disabling frequency
difference check
12 25.En_fDiffChk 0 or 1
0: disable
1: enable
Enabling/disabling synchronism
check
13 25.En_SynChk 0 or 1
0: disable
1: enable
Enabling/disabling dead line and
dead bus (DLDB) check
14 25.En_DdL_DdB 0 or 1
0: disable
1: enable
Enabling/disabling dead line and
live bus (DLLB) check
15 25.En_DdL_LvB 0 or 1
0: disable
1: enable
Enabling/disabling live line and
dead bus (LLDB) check
16 25.En_LvL_DdB 0 or 1
0: disable
1: enable
Enabling/disabling AR without any
check
17 25.En_NoChk 0 or 1
0: disable
1: enable
3.24 Automatic Reclosure

To maintain the integrity of the overall electrical transmission system, the device is installed on the
transmission system to isolate faulted segments during system disturbances. Faults caused by
lightning, wind, or tree branches could be transient in nature and may disappear once the circuit is
de-energized. According to statistics, for overhead transmission line, 80%~90% of the faults on
overhead lines are the transient faults. Auto-reclosing systems are installed to restore the faulted
section of the transmission system once the fault is extinguished (providing it is a transient fault).
For certain transmission systems, auto-reclosure is used to improve system stability by restoring
critical transmission paths as soon as possible.
Besides overhead lines, other equipment failure, such as cables, busbar, transformer fault and so
on, are generally permanent fault, and auto-reclosing is not initiated after faulty feeder is tripped.
For some mixed circuits, such as overhead line with a transformer unit, hybrid transmission lines,
etc., it is required to ensure that auto-reclosing is only initiated for faults overhead line section, or

Date: 2014-03-05
3 Operation Theory
make a choice according to the situation.
This auto-reclosing logic can be used with either integrated device or external device. When the
auto-reclosure is used with integrated device, the internal protection logic can initiate AR,
moreover, a tripping contact from external device can be connected to the device via opto-coupler
input to initiate integrated AR function.
When external auto-reclosure is used, the device can output some configurable output to initiate
external AR, such as, contact of initiating AR, phase-segregated tripping contact, single-phase
tripping contact, three-phase tripping contact and contact of blocking AR. According to
requirement, these contacts can be selectively connected to external auto-reclosure device to
initiate AR.
For phase-segregated circuit breaker, AR mode can be 1-pole AR for single-phase fault and
3-pole AR for multi-phase fault, or always 3-pole AR for any kinds of fault according to system
requirement. For persistent fault or multi-shot AR number preset value is reached, the device will
send final tripping command. The device will provide appropriate tripping command based on
faulty phase selection if adopting 1-pole AR.
AR can be enabled or disabled by logic setting or external signal via binary input. When AR is
enabled, the device will output contact [79.On], otherwise, output contact [79.Off]. After some
reclosing conditions, such as, CB position, CB pressure and so on, is satisfied, the device will
output contact [79.Ready].
According to requirement, the device can be set as one-shot or multi-shot AR. When adopting
multi-shot AR, the AR mode of first time reclosing can be set as 1-pole AR, 3-pole AR or 1/3-pole
AR. The rest AR mode is only 3-pole AR and its number is determined by the maximum 3-pole
reclosing number.
For one-shot AR or first reclosing of multi-shot AR, AR mode can be selected by logic setting
[79.En_1PAR], [79.En_3PAR] and [79.En_1P/3PAR] or external signal via binary inputs. When
3-pole or 1/3-pole AR mode is selected, the following three types of check modes can be selected:
dead charge check, synchronism check and no check.

Date: 2014-03-05
3 Operation Theory
79
79.En 79.On
79.Blk 79.Off
79.Sel_1PAR 79.Close
79.Sel_3PAR 79.Ready
79.Sel_1P/3PAR 79.AR_Blkd
79.Trp 79.Active
79.Trp3P 79.Inprog
79.TrpA 79.Inprog_1P
79.TrpB 79.Inprog_3P
79.TrpC 79.Inprog_3PS1
79.LockOut 79.Inprog_3PS2
79.PLC_Lost 79.Inprog_3PS3
79.WaitMaster 79.Inprog_3PS4
79.CB_Healthy 79.WaitToSlave
79.Clr_Counter 79.Perm_Trp1P
79.Ok_Chk 79.Perm_Trp3P
79.Rcls_Status
79.Fail_Rcls
79.Succ_Rcls
79.Fail_Chk
79.Mode_1PAR
79.Mode_3PAR
79.Mode_1/3PAR
3.24.4 I/O Signals

Table 3.24-1 I/O signals of auto-reclosing

Binary input for enabling AR. If the logic setting [79.En_ExtCtrl]=1,
1 79.En
enabling AR will be controlled by the external signal via binary input
Binary input for disabling AR. If the logic setting [79.En_ExtCtrl]=1,
2 79.Blk
disabling AR will be controlled by the external input

Date: 2014-03-05
3 Operation Theory
Input signal for selecting 1-pole AR mode of corresponding circuit

3 79.Sel_1PAR
breaker
Input signal for selecting 3-pole AR mode of corresponding circuit
4 79.Sel_3PAR
breaker
Input signal for selecting 1/3-pole AR mode of corresponding circuit
5 79.Sel_1P/3PAR
breaker
6 79.Trp Input signal of single-phase tripping from line protection to initiate AR
7 79.Trp3P Input signal of three-phase tripping from line protection to initiate AR
8 79.TrpA Input signal of A-phase tripping from line protection to initiate AR
9 79.TrpB Input signal of B-phase tripping from line protection to initiate AR
10 79.TrpC Input signal of C-phase tripping from line protection to initiate AR
Input signal of blocking reclosing, usually it is connected with the
11 79.LockOut operating signals of definite-time protection, transformer protection
and busbar differential protection, etc.
12 79.PLC_Lost Input signal of indicating the alarm signal that signal channel is lost
Input signal of waiting for reclosing permissive signal from master
13 79.WaitMaster
AR (when reclosing multiple circuit breakers)
The input for indicating whether circuit breaker has enough energy to
14 79.CB_Healthy
perform the close function
15 79.Clr_Counter Clear the reclosing counter
16 79.Ok_Chk Synchrocheck condition of AR is met
1 79.On Automatic reclosure is enabled
2 79.Off Automatic reclosure is disabled
3 79.Close Output of auto-reclosing signal
4 79.Ready Automatic reclosure have been ready for reclosing cycle
5 79.AR_Blkd Automatic reclosure is blocked
6 79.Active Automatic reclosing logic is actived
7 79.Inprog Automatic reclosing cycle is in progress
8 79.Inprog_1P The first 1-pole AR cycle is in progress
9 79.Inprog_3P 3-pole AR cycle is in progress
10 79.Inprog_3PS1 First 3-pole AR cycle is in progress
11 79.Inprog_3PS2 Second 3-pole AR cycle is in progress
12 79.Inprog_3PS3 Third 3-pole AR cycle is in progress
13 79.Inprog_3PS4 Fourth 3-pole AR cycle is in progress
Waiting signal of automatic reclosing which will be sent to slave
14 79.WaitToSlave
(when reclosing multiple circuit breakers)
Single-phase circuit breaker will be tripped once protection device
15 79.Perm_Trp1P
operates
Three-phase circuit breaker will be tripped once protection device
16 79.Perm_Trp3P
operates
Automatic reclosure status
17 79.Rcls_Status
0: AR is ready.

Date: 2014-03-05
3 Operation Theory
1: AR is in progress.
2: AR is successful.
18 79.Fail_Rcls Auto-reclosing fails
19 79.Succ_Rcls Auto-reclosing is successful
20 79.Fail_Chk Synchrocheck for AR fails
21 79.Mode_1PAR Output of 1-pole AR mode
23 79.Mode_1/3PAR Output of 1/3-pole AR mode
Automatic reclosure counter
24 79.N_Total_Rcls Recorded number of all reclosing attempts
25 79.N_1PS1 Recorded number of first 1-pole reclosing attempts
26 79.N_3PS1 Recorded number of first 3-pole reclosing attempts
27 79.N_3PS2 Recorded number of second 3-pole reclosing attempts
28 79.N_3PS3 Recorded number of third 3-pole reclosing attempts
29 79.N_3PS4 Recorded number of fourth 3-pole reclosing attempts
3.24.5 Logic
3.24.5.1 AR Ready
For the first reclosing of multi-shot AR, AR mode can be 1-pole AR or 3-pole AR, however, the
selection is valid only to the first reclosing, after that it can only be 3-pole AR.
When logic setting [79.SetOpt] is set as “1”, AR mode is determined by logic settings. When logic
setting [79.SetOpt] is set as “0”, AR mode is determined by external signal via binary inputs.
An auto-reclosure must be ready to operate before performing reclosing. The output signal
[79.Ready] means that the auto-reclosure can perform at least one time of reclosing function, i.e.,
breaker open-close-open.
When the device is energized or after the settings are modified, the following conditions must be
met before the reclaim time begins:
1. AR function is enabled.
2. The circuit breaker is ready, such as, normal storage energy and no low pressure signal.
3. The duration of the circuit breaker in closed position before fault occurrence is not less than
the setting [79.t_CBClsd].
4. There is no block signal of auto-reclosing.
After the auto-reclosure operates, the auto-reclosure must reset, i.e., [79.Active]=0, in addition to
the above conditions for reclosing again.
The logic of AR ready is shown in Figure 3.24-2.
When there is a fault on an overhead line, the concerned circuit breakers will be tripped normally.
After fault is cleared, the tripping command will drop off immediately. In case the circuit breaker is
in failure, etc., and the tripping signal of the circuit breaker maintains and in excess of the time

Date: 2014-03-05
3 Operation Theory
delay [79.t_PersistTrp], AR will be blocked, as shown in the following figure.
SIG Any tripping signal [79.t_PersistTrp] 0ms

>=1
SIG 79.LockOut 0ms [79.t_DDO_BlkAR]
SIG 1-pole AR Initiation [79.t_SecFault] 0ms

&
SIG Any tripping signal
En [79.En_PDF_Blk]
SIG 79.Sel_1PAR & >=1

& 79.AR_Blkd
En [79.N_Rcls]=1
SIG Three phase trip >=1

SIG Phase A open &
SIG Phase B open
& >=1
&
SIG Phase C open
Figure 3.24-1 Logic diagram of AR block
The input signal [79.CB_Healthy] must be energized before auto-reclosure gets ready. Because
most circuit breakers can finish one complete process: open-closed-open, it is necessary that
circuit breaker has enough energy before reclosing. When the time delay of AR is exhausted, AR
will be blocked if the input signal [79.CB_Healthy] is still not energized within time delay
[79.t_CBReady]. If this function is not required, the input signal [79.CB_Healthy] can be not to
configure, and its state will be thought as “1” by default.
In orde to block AR reliably even if the signal of manually open circuit breaker not connected to the
input of blocking AR, when the circuit breaker is open by manually and there is CB position input
under normal conditions, AR will be blocked with the time delay of 100ms if AR is not initated and
no any trip signal.
When auto-reclosure is blocked, auto-reclosing failure, synchrocheck failure or last shot is

reached, or when the internal blocking condition of AR is met (such as, zone 3 of distance
protection operates, the device operates for multi-phase fault, three-phase fault and so on. These
flags of blocking AR have been configured in the device, additional configuration is not required.),
auto-reclosure will be discharged immediately and next auto-reclosing will be disabled.
When the input signal [79.LockOut] is energized, auto-reclosure will be blocked immediately. The
blocking flag of AR will be also controlled by the internal blocking condition of AR. When the
blocking flag of AR is valid, auto-reclosure will be blocked immediately.

Date: 2014-03-05
3 Operation Theory
SIG 3 CB closed [79.t_CBClsd] 100ms &

>=1
SIG 79.Active >=1
SIG Any tripping signal

& &
100ms 0 79.Ready
SIG 79.Inprog
BI [79.CB_Healthy] 0ms [79.t_CBReady] &

SIG 79.AR_Blkd >=1
>=1
SIG BlockAR &
SIG 79.Fail_Rcls
>=1
SIG 79.Fail_Chk
SIG Last shot is made
EN [79.En] &
EN [79.En_ExtCtrl]
>=1
79.On
&
SIG 79.En &
SIG 79.Blk
Figure 3.24-2 Logic diagram of AR ready
When a fault occurs under pole disagreement condition, blocking AR can be enabled or disabled.
The time delay [79.t_SecFault] is used to discriminate another fault which begins after 1-pole AR
initiated. AR will be blocked if another fault happens after this time delay if the logic setting
[79.En_PDF_Blk] is set as “1”, and 3-pole AR will be initiated if [79.En_PDF_Blk] is set as “1”.
AR will be blocked immediately once the blocking condition of AR appears, but the blocking
condition of AR will drop off with a time delay [79.t_DDO_BlkAR] after blocking signal disappears.
When one-shot and 1-pole AR is enabled, auto-reclosure will be blocked immediately if there are
binary inputs of multi-phase CB position is energized.
When any protection element operates to trip, the device will output a signal [79.Active] until AR
drop off (Reset Command). Any tripping signal can be from external protection device or internal
protection element.
AR function can be enabled by internal logic settings of AR mode or external signal via binary
inputs in addition to internal logic setting [79.En]. When logic setting [79.En_ExtCtrl] is set as “1”,
AR enable are determined by external signal via binary inputs and logic settings. When logic
setting [79.En_ExtCtrl] set as “0”, AR enable are determined only by logic settings.
For one-shot reclosing, if 1-pole AR mode is selected, auto-reclosure will reset when there is
three-phase tripping signal or input signal of multi-phase open position.

Date: 2014-03-05
3 Operation Theory
SIG 79.On
SIG 79.Mode_3PAR
SIG 79.Ready
SIG 79.Trp
SIG 79.Trp3P
SIG 79.TrpA Logic 79.Perm_Trp3P
SIG 79.TrpB 79.Perm_Trp1P
SIG 79.TrpC
SIG Phase A open
SIG Phase B open
SIG Phase C open
Figure 3.24-3 Logic diagram of tripping condition output
When AR is enabled, the device will output the signal [79.Perm_Trp3P] if AR is not ready, or AR
mode is set as 3-Pole AR, or another fault occurs after the circuit breaker is open.
3.24.5.2 AR Initiation
AR mode can be selected by external signal via binary inputs or internal logic settings. If the logic
setting [79.SetOpt] set as “1”, AR mode is determined by the internal logic settings. If the logic
settings [79.SetOpt] set as “0”, AR mode is determined by the external inputs.
1. AR initiated by tripping signal of line protection
AR can be initiated by tripping signal of line protection, and the tripping signal may be from internal
trip signal or external trip signal.
When selecting 1-pole AR or 1/3-pole AR, line single-phase fault will trigger 1-pole AR. When AR
is ready to reclosing (“79.Ready”=1) and the single-phase tripping command is received, this
single-phase tripping command will be kept in the device, and 1-pole AR will be initiated after the
single-phase tripping command drops off. The single-phase tripping command kept in the device
will be cleared after the completion of auto-reclosing sequence (Reset Command). Its logic is
shown in Figure 3.24-4.

Date: 2014-03-05
3 Operation Theory
SIG Reset Command &

>=1
SIG Single-phase Trip
&
SIG 79.Ready
&
1-pole AR Initiation
SIG 79.Sel_1PAR >=1
SIG 79.Sel_1P/3PAR
Figure 3.24-4 Single-phase tripping initiating AR
When selecting 3-pole AR or 1/3-pole AR, three-phase tripping will trigger 3-pole AR. When AR is
ready to reclosing (“79.Ready”=1) and the three-phase tripping command is received, this
three-phase tripping command will be kept in the device, and 3-pole AR will be initiated after the
three-phase tripping command drops off. The three-phase tripping command kept in the device will
be cleared after the completion of auto-reclosing sequence (Reset Command). Its logic is shown
in Figure 3.24-5.
SIG Reset Command &

>=1
SIG Three-phase Trip
&
SIG 79.Ready
&
SIG 79.Sel_3PAR >=1
SIG 79.Sel_1P/3PAR
Figure 3.24-5 Three-phase tripping initiating AR
2. AR initiated by CB state
A logic setting [79.En_CBInit] is available for selection that AR is initiated by CB state. Under
normal conditions, when AR is ready to reclosing (“79.Ready”=1), AR will be initiated if circuit
breaker is open and corresponding phase current is nil. AR initiated by CB state can be divided
into initiating 1-pole AR and 3-pole AR, their logics are shown in Figure 3.24-6 and Figure 3.24-7
respectively. Usually normally closed contact of circuit breaker is used to reflect CB state.

Date: 2014-03-05
3 Operation Theory
SIG Phase A open >=1
SIG Phase B open &

& &
&
SIG Phase C open 1-pole AR Initiation
EN [79.En_CBInit]
SIG 79.Ready
SIG 79.Sel_1PAR >=1
SIG 79.Sel_1P/3PAR
Figure 3.24-6 1-pole AR initiation
SIG Phase A open

&
SIG Phase B open
SIG Phase C open
EN [79.En_CBInit] & &

SIG 79.Ready
EN [79.Sel_3PAR] >=1
EN [79.Sel_1P/3PAR]
Figure 3.24-7 3-pole AR initiation
3.24.5.3 AR Reclosing
After AR is initiated, the device will output the initiating contact of AR. For 1-pole AR, in order to
prevent pole discrepancy protection from maloperation under pole discrepancy conditions, the
contact of “1-pole AR initiation” can be used to block pole discrepancy protection.
When the dead time delay of AR expires after AR is initiated, as for 1-pole AR, the result of
synchronism check will not be judged, and reclosing command will be output directly. As far as the
3-pole AR, if the synchronism check is enabled, the release of reclosing command shall be subject
to the result of synchronism check. After the dead time delay of AR expires, if the synchronism
check is still unsuccessful within the time delay [79.t_wait_Chk], the signal of synchronism check
failure (79.Fail_Chk) will be output and the AR will be blocked. If 3-pole AR with no-check is
enabled, the condition of synchronism check success (25.Ok_Chk) will always be established.
And the signal of synchronism check success (25.Ok_Chk) from the synchronism check logic can
be applied by auto-reclosing function inside the device or external auto-reclosure device.

Date: 2014-03-05
3 Operation Theory
79.Inprog_1P
>=1
79.Inprog
79.Inprog_3P
SIG 1-pole AR Initiation [79.t_Dd_1PS1] 0ms
>=1
SIG 3-pole AR Initiation [79.t_Dd_3PS1] 0ms & AR Pulse
&
[79.t_Wait_Chk] 0ms 79.Fail_Chk
SIG 79.Ok_Chk
Figure 3.24-8 One-shot AR
In the process of channel abnormality, an internal fault occurs on the transmission line, backup
protection at both ends of line will operate to trip the circuit breaker of each end. The operation
time of backup protection at both ends of the line is possibly non-accordant, whilst the time delay
of AR needs to consider the arc-extinguishing and insulation recovery ability for transient fault, so
the time delay of AR shall be considered comprehensively according to the operation time of the
device at both ends. When the communication channel of main protection is abnormal (input
signal [79.PLC_Lost] is energized), and the logic setting [79.En_AddDly] is set as “1”, then the
dead time delay of AR shall be equal to the original dead time delay of AR plus the extra time
delay [79.t_AddDly], so as to ensure the recovery of insulation intensity of fault point when
reclosing after transient fault. This extra time delay [79.t_AddDly] is only valid for the first shot AR.
>=1
SIG Any tripping signal &
BI [79.PLC_Lost]
&
SIG 79.Active
&
Extend AR time
EN [79.En_AddDly]
Figure 3.24-9 Extra time delay of AR
Reclosing pulse length may be set through the setting [79.t_PW_AR]. For the circuit breaker
without anti-pump interlock, a logic setting [79.En_CutPulse] is available to control the reclosing
pulse. When this function is enabled, if the device operates to trip during reclosing, the reclosing
pulse will drop off immediately, so as to prevent multi-shot reclosing onto fault. After the reclosing
command is issued, AR will drop off with time delay [79.t_Reclaim], and can carry out next
reclosing.

Date: 2014-03-05
3 Operation Theory
SIG WaitMasterValid &

0ms 50ms >=1
SIG AR Pulse 79.AR_Out
0ms [79.t_PW_AR]
SIG Single-phase Trip >=1

&
SIG Three-phase Trip &
EN [79.En_CutPulse]
>=1
&
SIG 79.AR_Out [79.t_Reclaim] 0ms Reset Command
Figure 3.24-10 Reclosing output logic
The reclaim timer defines a time from the issue of the reclosing command, after which the
reclosing function resets. Should a new trip occur during this time, it is treated as a continuation of
the first fault. The reclaim timer is started when the CB closing command is given.
SIG 1-pole AR Initiation >=1

0ms [79.t_Fail] >=1
SIG 3-pole AR Initiation &
79.WaitToSlave
SIG 79.Fail_Rcls
SET [79.Opt_Priority]=High
Figure 3.24-11 Wait toslave signal
The output signal “79.WaitToSlave” is usually configured to the signal “79.WaitMaster” of slave AR.
Slave AR is permissible to reclosing only if master AR is reclosed successfully.
3.24.5.4 Reclosing Failure and Success
For transient fault, the fault will be cleared after the device operates to trip. After the reclosing
command is issued, AR will drop off after time delay [79.t_Reclaim], and can carry out next
reclosing. When the reclosing is unsuccessful or the reclosing condition is not met after AR
initiated, the reclosing will be considered as unsuccessful, including the following cases.
1. If any protection element operates to trip when AR is enabled ([79.On]=1) and AR is not ready
([79.Ready]=0), the device will output the signal (79.Fail_Rcls).
2. For one-shot AR, if the tripping command is received again within reclaim time after the
reclosing pulse is issued, the reclosing shall be considered as unsuccessful.
3. For multi-shot AR, if the reclosing times are equal to the setting value of AR number and the

Date: 2014-03-05
3 Operation Theory
tripping command is received again after the last reclosing pulse is issued, the reclosing shall
be considered as unsuccessful.
4. The logic setting [79.En_FailCheck] is available to judge whether the reclosing is successful
by CB state, when it is set as “1”. If CB is still in open position with a time delay [79.t_Fail] after
the reclosing pulse is issued, the reclosing shall be considered as unsuccessful. For this case,
the device will issue a signal (79.Fail_Rcls) to indicate that the reclosing is unsuccessful, and
this signal will drop off after (Reset Command). AR will be blocked if the reclosing shall be
considered as unsuccessful.
SET [79.Opt_Priority]=Low &

WaitMaster Valid
SIG 79.WaitMaster
SIG 79.On
&
SIG 79.Ready
SIG Any tripping command & >=1

0ms 200ms >=1
SIG Last shot is made 79.Fail_Rcls
SIG 79.Inprog &
SIG 79.AR_Blkd
SIG WaitMasterValid &

[79.t_WaitMaster] 0ms
>=1
SIG AR Pulse
&
[79.t_Fail] 0ms &
SIG 3 CB closed
EN [79.En_FailCheck] &
& 79.Succ_Rcls
0 [79.t_Fail]
Figure 3.24-12 Reclosing failure and success
After unsuccessful AR is confirmed, AR will be blocked. AR will not enter into the ready state
unless the circuit breaker position drops off , and can only begin to enter into the ready state again
after the circuit breaker is closed.
3.24.5.5 Reclosing Numbers Control
The device may be set up into one-shot or multi-shot AR. Through the setting [79.N_Rcls], the
maximum number of reclosing attempts may be set up to 4 times. Generally, only one-shot AR is
selected. Some corresponding settings may be hidden if one-shot AR is selected.
1. 1-pole AR

Date: 2014-03-05
3 Operation Theory
[79.N_Rcls]=1 means one-shot reclosing. For one-shot 1-pole AR mode, 1-pole AR will be initiated
only for single-phase fault and respective faulty phase selected, otherwise, AR will be blocked. For
single-phase transient fault on the line, line protection device will operate to trip and 1-pole AR is
initiated. After the dead time delay for 1-pole AR is expired, the device will send reclosing pulse,
and then the auto-reclosure will drop off after the time delay [79.t_Reclaim] to ready for the next
reclosing. For permanent fault, the device will operate to trip again after the reclosing is performed,
and the device will output the signal of reclosing failure [79.Fail_Rcls].
[79.N_Rcls]>1 means multi-shot reclosing. For multi-shot reclosing in 1-pole AR mode, the first
reclosing is 1-pole AR, and the subsequent reclosing can only be 3-pole AR. For single-phase
transient fault on the line, line protection device will operate to trip and then 1-pole AR is initiated.
After the dead time delay of the first reclosing is expired, the device will send reclosing pulse, and
then the auto-reclosure will drop off after the time delay [79.t_Reclaim] to ready for the next
reclosing. For permanent fault, the device will operate to trip again after the reclosing is performed,
and then 3-pole AR is initiated. At this time, the time delay applies the setting [79.t_Dd_3PS2].
After the time delay is expired, if the reclosing condition is met, the device will send reclosing pulse.
The sequence is repeated until the reclosing is successful or the maximum permit reclosing
number [79.N_Rcls] is reached. If the first fault is multi-phase fault, the device operates to trip
three-phase and initiate 3-pole AR. At this time, the time delay applies the setting [79.t_Dd_3PS1].
For the possible reclosing times of 3-pole AR in 1-pole AR mode, please refer to Table 3.24-2.
2. 3-pole AR
[79.N_Rcls]=1 means one-shot reclosing. For one-shot 3-pole AR mode, line protection device will
operate to trip when a transient fault occurs on the line and 3-pole AR will be initiated. After the
dead time delay for 3-pole AR is expired, the device will send reclosing pulse, and then the
auto-reclosure will drop off after the time delay [79.t_Reclaim] to ready for the next reclosing. For
permanent fault, the device will operate to trip again after the reclosing is performed, and the
device will output the signal of reclosing failure [79.Fail_Rcls].
[79.N_Rcls]>1 means multi-shot reclosing. For multi-shot reclosing in 3-pole AR mode, line
protection device will operate to trip when a transient fault occurs on the line and 3-pole AR will be
initiated. After the dead time delay of the first reclosing is expired, the device will send reclosing
pulse, and then the auto-reclosure will drop off after the time delay [79.t_Reclaim] to ready for the
next reclosing. For permanent fault, the device will operate to trip again after the reclosing is
performed, and then 3-pole AR is initiated after the tripping contact drops off. After the time delay
for AR is expired, the device will send reclosing pulse. The sequence is repeated until the
reclosing is successful or the maximum permit reclosing number [79.N_Rcls] is reached.
3. 1/3-pole AR
[79.N_Rcls]=1 means one-shot reclosing. For one-shot 1/3-pole AR mode, line protection device
will operate to trip when a transient fault occurs on the line and 1-pole AR will be initiated for
single-phase fault and 3-pole AR will be initiated for multi-phase fault. After respective dead time
delay for AR is expired, the device will send reclosing pulse, and then the auto-reclosure will drop
off after the time delay [79.t_Reclaim] to ready for the next reclosing. For permanent fault, the
device will operate to trip again after the reclosing is performed, and the device will output the

Date: 2014-03-05
3 Operation Theory
signal of reclosing failure [79.Fail_Rcls].
[79.N_Rcls]>1 means multi-shot reclosing. For multi-shot reclosing in 1/3-pole AR mode, line
protection device will operate to trip when a transient fault occurs on the line and AR will be
initiated. After the dead time delay of the first reclosing is expired, the device will send reclosing
pulse, and then the auto-reclosure will drop off after the time delay [79.t_Reclaim] to ready for the
next reclosing. For permanent fault, the device will operate to trip again after the reclosing is
performed, and then 3-pole AR is initiated after the tripping contact drops off. After the time delay
for AR is expired, the device will send reclosing pulse. The sequence is repeated until the
reclosing is successful or the maximum permit reclosing number [79.N_Rcls] is reached. For the
possible reclosing times of 3-pole AR in 1/3-pole AR mode, please refer to Table 3.24-2.
The table below shows the number of reclose attempts with respect to the settings and AR modes.
Table 3.24-2 Reclosing number
1-pole AR 3-pole AR 1/3-pole AR

Setting Value
N-1AR N-3AR N-1AR N-3AR N-1AR N-3AR
1 1 0 0 1 1 1
2 1 1 0 2 1 2
3 1 2 0 3 1 3
4 1 3 0 4 1 4
N-1AR: the reclosing number of 1-pole AR
N-3AR: the reclosing number of 3-pole AR
4. Coordination between dual auto-reclosures
Duplicated protection configurations are normally applied for UHV lines. If reclosing function is
integrated within line protections, the auto-reclosing function can be enabled in any or both of the
line protections without coordination.
If both sets of reclosing functions are enabled, when one of them first recloses onto a permanent
fault, the other will block the reclosing pulse according to the latest condition of the faulty phase.
For one-shot AR mode, if the current is detected in the faulty phase, AR will be blocked
immediately to prevent the circuit breaker from repetitive reclosing. For multi-shot AR mode, if the
current is detected in the faulty phase, the current reclosing pulse will be blocked and go into the
next reclosing pulse logic automatically. If the maximum permitted reclosing number [79.N_Rcls] is
reached, the auto-reclosure will drop off after the time delay [79.t_Reclaim].
For one-shot or multi-shot AR, there is a corresponding reclosing counter at each stage. After
reclosing pulse is sent, the corresponding reclosing counter will plus 1 and the reclosing counter
may be cleared by the submenu “Clear Counter”. If the circuit breaker is reclosed by other
devices during AR initiation, the auto-reclosure will go into the next reclosing pulse logic.
3.24.5.6 AR Time Sequence Diagram
The following two examples indicate typical time sequence of AR process for transient fault and
permanent fault respectively.

Date: 2014-03-05
3 Operation Theory
Signal
Fault
Trip
CB 52b
Open
79.t_Reclaim [79.t_Reclaim]
79.Active
79.Inprog [79.t_Dd_1PS1]
79.Inprog_1P [79.t_Dd_1PS1]
79.Ok_Chk
AR Out [79.t_PW_AR]
79.Perm_Trp3P
79.Fail_Rcls
Time
Figure 3.24-13 Single-phase transient fault
Signal
Fault
Trip
Open Open
52b
79.t_Reclaim [79.t_Reclaim]
79.Active
79.Inprog
79.Inprog_1P [79.t_Dd_1PS1]
79.Inprog_3PS2 [79.t_Dd_3PS2]
79.Ok_Chk
AR Out [79.t_PW_AR] [79.t_PW_AR]
79.Perm_Trp3P
79.Fail_Rcls 200ms
Time
Figure 3.24-14 Single-phase permanent fault ([79.N_Rcls]=2)

Date: 2014-03-05
3 Operation Theory
3.24.6 Settings
Table 3.24-3 Settings of auto-reclosing

1 79.N_Rcls 1~4 1 Maximum number of reclosing attempts
2 79.t_Dd_1PS1 0.000~600.000 0.001 s Dead time of first shot 1-pole reclosing
3 79.t_Dd_3PS1 0.000~600.000 0.001 s Dead time of first shot 3-pole reclosing
Dead time of second shot 3-pole

4 79.t_Dd_3PS2 0.000~600.000 0.001 s
reclosing
5 79.t_Dd_3PS3 0.000~600.000 0.001 s Dead time of third shot 3-pole reclosing
Dead time of fourth shot 3-pole

6 79.t_Dd_3PS4 0.000~600.000 0.001 s
reclosing
Time delay of circuit breaker in closed
7 79.t_CBClsd 0.000~600.000 0.001 s
position before reclosing
Time delay to wait for CB healthy, and
begin to timing when the input signal
8 79.t_CBReady 0.000~600.000 0.001 s [79.CB_Healthy] is de-energized and if
it is not energized within this time delay,
AR will be blocked.
Maximum wait time for synchronism
9 79.t_Wait_Chk 0.000~600.000 0.001 s
check
Time delay allow for CB status change
10 79.t_Fail 0.000~600.000 0.001 s
to conform reclosing successful
11 79.t_PW_AR 0.000~600.000 0.001 s Pulse width of AR closing signal
12 79.t_Reclaim 0.000~600.000 0.001 s Reclaim time of AR
Time delay of excessive trip signal to

13 79.t_PersistTrp 0.000~600.000 0.001 s
block auto-reclosing
Drop-off time delay of blocking AR,
when blocking signal for AR
14 79.t_DDO_BlkAR 0.000~600.000 0.001 s
disappears, AR blocking condition
drops off after this time delay
15 79.t_AddDly 0.000~600.000 0.001 s Additional time delay for auto-reclosing
Maximum wait time for reclosing

16 79.t_WaitMaster 0.000~600.000 0.001 s
permissive signal from master AR
Time delay of discriminating another
fault, and begin to times after 1-pole AR
initiated, 3-pole AR will be initiated if
17 79.t_SecFault 0.000~600.000 0.001 s
another fault happens during this time
delay. AR will be blocked if another fault
happens after that.
18 79.En_PDF_Blk 0 or 1 Enabling/disabling auto-reclosing

Date: 2014-03-05
3 Operation Theory
blocked when a fault occurs under pole

disagreement condition
0: disable
1: enable
Enabling/disabling auto-reclosing with
an additional dead time delay
19 79.En_AddDly 0 or 1
0: disable
1: enable
Enabling/disabling adjust the length of
reclosing pulse
20 79.En_CutPulse 0 or 1
0: disable
1: enable
Enabling/disabling confirm whether AR
is successful by checking CB state
21 79.En_FailCheck 0 or 1
0: disable
1: enable
Enabling/disabling auto-reclosing
22 79.En 0 or 1 0: disable
1: enable
Enabling/disabling AR by external input
signal besides logic setting [79.En]
23 79.En_ExtCtrl 0 or 1
0: only logic setting
1: logic setting and external input signal
Enabling/disabling AR be initiated by
open state of circuit breaker
24 79.En_CBInit 0 or 1
0: disable
1: enable
Option of AR priority
None: single-breaker arrangement
None, High or High: master AR of multi-breaker
25 79.Opt_Priority
Low arrangement
Low: slave AR of multi-breaker
arrangement
Control option of AR mode
1: select AR mode by internal logic
26 79.SetOpt 0 or 1 settings
0: select AR mode by external input
signals
Enabling/disabling 1-pole AR mode
27 79.En_1PAR 0 or 1 0: disable
1: enable
Enabling/disabling 3-pole AR mode
28 79.En_3PAR 0 or 1 0: disable
1: enable

Date: 2014-03-05
3 Operation Theory
Enabling/disabling 1/3-pole AR mode

29 79.En_1P/3PAR 0 or 1 0: disable
1: enable
3.25 Transfer Trip

This function module provides a binary input [TT.Init] for receiving transfer trip from the remote end.
This feature ensures simultaneous tripping at both ends.
Transfer trip can be controlled by local fault detector by logic settings [TT.En_FD_Ctrl]. In addition,
the binary input [TT.Init] is always supervised, and the device will issue an alarm [TT.Alm] and
block transfer trip once the binary input is energized for longer than 4s and drop off after resumed
to normal with a time delay of 10s.
TT
TT.Init TT.Alm
TT.En TT.Op
TT.Blk TT.On
3.25.4 I/O Signals

Table 3.25-1 I/O signals of transfer trip

1 TT.Init Input signal of initiating transfer trip after receiving transfer trip
Transfer trip enabling input, it is triggered from binary input or programmable logic
2 TT.En
etc.
Transfer trip blocking input, it is triggered from binary input or programmable logic
3 TT.Blk
etc.
1 TT.Alm Input signal of receiving transfer trip is abnormal
2 TT.Op Transfer trip operates
3 TT.On Transfer trip is enabled

Date: 2014-03-05
3 Operation Theory
3.25.5 Logic
SIG TT.En &

TT.On
SIG TT.Blk
BI [TT.Init] 4s 10s TT.Alm
SIG TT.Alm &

TT.Op
EN [TT.En_FD_Ctrl] >=1
SIG FD.Pkp
BI [TT.Init]
Figure 3.25-1 Logic diagram of transfer trip
3.25.6 Settings
Table 3.25-2 Settings of Transfer trip

1 TT.t_Op 0.000~600.000 0.001 s Time delay of transfer trip
Transfer trip controlled by local fault detector
element
2 TT.En_FD_Ctrl 0 or 1 0: not controlled by local fault detector
element
1: controlled by local fault detector element
3.26 Trip Logic

For any enabled protection tripping elements, their operation signal will convert to appropriate
tripping signals through trip logics and then trigger output contacts by configuration.
This module gathers signals from phase selection and protection tripping elements and then
converts the operation signal from protection tripping elements to appropriate tripping signals.
The device can implement phase-segregated tripping or three-phase tripping, and may output the
contact of blocking AR and the contact of initiating breaker failure protection.

Date: 2014-03-05
3 Operation Theory
PTRC
En TrpA
Blk TrpB
Faulty phase selection TrpC
PrepTrp3P Trp
Line tripping element Trp3P
Breaker tripping element BFI_A
Initiating BFP element BFI_B
BFI_C
BFI
Trp3P_PSFail
BlkAR
On
3.26.4 I/O Signals

Table 3.26-1 I/O signals of trip logic

Trip enabling input, it is triggered from binary input or programmable
1 En
logic etc.
Trip blocking input, it is triggered from binary input or programmable

2 Blk
logic etc.
Faulty phase selection (phase The result of fault phase selection
3
A, phase B, phase C) If multi-phase is selected, three-phase breakers will be tripped.
Input signal of permitting three-phase tripping
4 PrepTrp3P When this signal is valid, three-phase tripping will be adopted for any
kind of faults.
All operation signals of various line protection tripping elements, such
5 Line tripping element
as distance protection, overcurrent protection, etc.
All protection tripping elements concerned with breaker, such as pole
6 Breaker tripping element
discrepancy protection, etc.
7 Initiating BFP element Tripping element to initiate BFP
1 On Tripping logic is enabled.
2 TrpA Tripping A-phase circuit breaker

Date: 2014-03-05
3 Operation Theory
3 TrpB Tripping B-phase circuit breaker

4 TrpC Tripping C-phase circuit breaker
5 Trp Tripping any phase circuit breaker
6 Trp3P Tripping three-phase circuit breaker
Protection tripping signal of A-phase configured to initiate BFP, BFI
7 BFI_A
signal shall be reset immediately after tripping signal drops off.
Protection tripping signal of B-phase configured to initiate BFP, BFI
8 BFI_B
Protection tripping signal of C-phase configured to initiate BFP, BFI
9 BFI_ C
Protection tripping signal configured to initiate BFP, BFI signal shall be
10 BFI
reset immediately after tripping signal drops off.
11 Trp3P_PSFail Initiating three-phase tripping due to failure in fault phase selection
12 BlkAR Blocking auto-reclosing
3.26.5 Logic
After tripping signal is issued, the tripping pulse will be kept as same as the setting [t_Dwell_Trp] at
least. When the time delay is expired, for phase-segregated tripping, the tripping signal will drop
off immediately if the faulty current of corresponding phase is less than 0.06In (In is secondary
rated current), otherwise the tripping signal will be always kept until the faulty current of
corresponding phase is less than 0.06In. For three-phase tripping, the tripping signal will drop off
immediately if three-phase currents are all less than 0.06In, otherwise the tripping signal will be
always kept until three-phase currents are all less than 0.06In.

Date: 2014-03-05
3 Operation Theory
& >=1
SIG FPS (phase A) &
& >=1
SIG FPS (phase B) &
& >=1
SIG FPS (phase C) &
SIG Line tripping element
SIG En &
&
SIG Blk
SIG Breaker tripping element
SIG PrepTrp3P >=1 >=1

&
EN [En_Trp3P]
SIG Trp
SIG Line tripping element & >=1

SIG FPS (phase A) &
SIG FPS (phase B) & >=1
SIG FPS (phase C) &
>=1
&
200ms 0ms Trp3P_PSFail
SIG Line tripping element
&
SIG TrpA [t_Dwell_Trp] 0 & TrpA
SIG Ia<0.06In
&
SIG TrpB [t_Dwell_Trp] 0 & TrpB
SIG Ib<0.06In
&
SIG TrpC [t_Dwell_Trp] 0 & TrpC
SIG Ib<0.06In
SIG TrpA
>=1
SIG TrpB Trp
SIG TrpC

Date: 2014-03-05
3 Operation Theory
SIG TrpA
&
SIG TrpB Trp3P
SIG TrpC
Figure 3.26-1 Tripping logic
>=1 &
BFI
SIG Initiating BFP element &

BFI_A
SIG TrpA
&
BFI_B
SIG TrpB
&
BFI_C
SIG TrpC
Figure 3.26-2 Breaker failure initiation logic

Date: 2014-03-05
3 Operation Theory
SIG Y.ZPx.Op &

>=1
EN [Y.ZPx.En_BlkAR] >=1
SIG Y.ZGx.Op &
EN [Y.ZGx.En_BlkAR]
SIG 50/51Px.Op &

>=1
EN [50/51Px.En_BlkAR]
SIG 50/51Gx.Op &
EN 50/51Gx.En_BlkAR
SIG 50PVT.Op
>=1
SIG 50GVT.Op
SIG 59Pz.Op
SIG 27Pz.Op
>=1 >=1
SIG 81U.UFx.Op >=1 >=1
BlkAR
SIG 81O.OFx.Op
SIG 50BF.Op_t1 >=1
SIG 50BF.Op_t2
SIG 49-1.Op >=1
SIG 49-2.Op
SIG 50STB.Op >=1 >=1
SIG 62PD.Op
SIG 46BC.Op >=1
SIG TT.Op
EN En_MPF_Blk_AR &
SIG Multi-phase fault
EN En_3PF_Blk_AR & >=1
SIG Three-phase fault
EN En_PhSF_Blk_AR &
SIG Phase selection failure
SIG 21SOTF.Op >=1

& >=1
SIG 50GSOTF.Op
SIG Manual closing signal
SIG 50DZ.Op >=1
SIG 32Rz.Op
Figure 3.26-3 Blocking AR logic

Date: 2014-03-05
3 Operation Theory
Where:
Y can be 21M or 21Q
x can be 1, 2, 3 or 4
z can be 1 or 2
3.26.6 Settings
Table 3.26-2 Settings of trip logic

Enabling/disabling auto-reclosing blocked
when multi-phase fault happens
1 En_MPF_Blk_AR 0 or 1
0: disable
1: enable
when three-phase fault happens
2 En_3PF_Blk_AR 0 or 1
0: disable
1: enable
when faulty phase selection fails
3 En_PhSF_Blk_AR 0 or 1
0: disable
1: enable
Enabling/disabling three-phase tripping mode
for any fault conditions
4 En_Trp3P 0 or 1
0: disable
1: enable
The dwell time of tripping command, empirical
value is 0.04
5 t_Dwell_Trp 0.000~10.000 0.001 s The tripping contact shall drop off under
conditions of no current or protection tripping
element drop-off.
3.27 VT Circuit Supervision

The purpose of VT circuit supervision is to detect whether VT circuit is normal. Because some
protection functions, such as distance protection, under-voltage protection and so on, will be
influenced by VT circuit failure, these protection functions should be disabled when VT circuit fails.
VT circuit failure can be caused by many reasons, such as fuse blown due to short-circuit fault,
poor contact of VT circuit, VT maintenance and so on. The device can detect them and issue an
alarm signal to block relevant protection functions. However, the alarm of VT circuit failure should
not be issued when the following cases happen.
1. Line VT is used as protection VT and the protected line is out of service.

Date: 2014-03-05
3 Operation Theory
2. Only current protection functions are enabled and VT is not connected to the device.
VT circuit supervision can detect failure of single-phase, two-phase and three-phase on protection
VT. Under normal condition, the device continuously supervises input voltage from VT, VT circuit
failure signal will be activated if residual voltage exceeds the threshold value or positive-sequence
voltage is lower than the threshold value. If the device is under pickup state due to system fault or
other abnormality, VT circuit supervision will be disabled.
Under normal conditions, the device detect residual voltage greater than 8% of Unn to determine
single-phase or two-phase VT circuit failure, and detect three times positive-sequence voltage less
than Unn to determine three-phase VT circuit failure. Upon detecting abnormality on VT circuit, an
alarm will comes up with the time delay [VTS.t_DPU] and drop off with the time delay [VTS.t_DDO]
after VT circuit restored to normal.
VT (secondary circuit) MCB auxiliary contact as a binary input can be connected to the binary
input circuit of the device. If MCB is open (i.e. [VTS.MCB_VT] is energized), the device will
consider the VT circuit is not in a good condition and issues an alarm without a time delay.
When VT is not connected into the device, the alarm will be not issued if the logic setting
[VTS.En_Out_VT] is set as “1”. However, the alarm is still issued if the binary input [VTS.MCB_VT]
is energized, no matter that the logic setting [VTS.En_Out_VT] is set as “1” or “0”.
When VT neutral point fails, third harmonic of residual voltage is comparatively large. If third
harmonic amplitude of residual voltage is larger than 0.2Unn and without operation of fault
detector element, VT neutral point failure alarm signal [VTNS.Alm] will be issued with the time
delay [VTS.t_DPU] and drop off with the time delay [VTS.t_DDO] after three phases voltage
restored to normal.
VTS VTNS
VTS.En VTS.Alm VTNS.En VTNS.Alm
VTS.Blk VTNS.Blk
VTS.MCB_VT
3.27.4 I/O Signals

Table 3.27-1 I/O signals of VT circuit supervision

VT supervision enabling input, it is triggered from binary input or programmable
1 VTS.En
logic etc.
2 VTS.Blk VT supervision blocking input, it is triggered from binary input or programmable

Date: 2014-03-05
3 Operation Theory
logic etc.
VT neutral point supervision enabling input, it is triggered from binary input or
3 VTNS.En
VT neutral point supervision blocking input, it is triggered from binary input or
4 VTNS.Blk
5 VTS.MCB_VT Binary input for VT MCB auxiliary contact
1 VTS.Alm Alarm signal to indicate VT circuit fails
2 VTNS.Alm Alarm signal to indicate VT neutral point fails
3.27.5 Logic
&
SIG FD.Pkp >=1
SIG 79.Inprog
SIG 3U0>0.08Unn
>=1
SIG 3U1<Unn &
>=1 1: open
EN [VTS.En_LineVT] & 0: closed
[VTS.t_DPU] [VTS.t_DDO] &

SIG 52b_3P
>=1 >=1
EN [VTS.En_Out_VT] & VTS.Alm
BI [VTS.MCB_VT]
EN [VTS.En]
&
SIG [VTS.En]
SIG [VTS.Blk]
Figure 3.27-1 Logic of VT circuit supervision
&
SIG FD.Pkp >=1
SIG 79.Inprog
1: open
0: closed
SIG U03>0.2Unn & >=1
[VTS.t_DPU] [VTS.t_DDO] & VTNS.Alm
EN [VTS.En_Out_VT]
EN [VTS.En]
&
SIG [VTNS.En]
SIG [VTNS.Blk]
Figure 3.27-2 Logic of VT neutral point supervision
Unn: rated phase-to-phase voltage
U03: third harmonic amplitude of neutral point residual voltage

Date: 2014-03-05
3 Operation Theory
If there is already a VTS alarm before FD operated, VTS will continue to block distance protection,
that is VTS will be latched when FD operates.
3.27.6 Settings
Table 3.27-2 VTS Settings

1 VTS.t_DPU 0.200~100.000 0.001 s Pickup time delay of VT circuit supervision
2 VTS.t_DDO 0.200~100.000 0.001 s Dropoff time delay of VT circuit supervision
No voltage used for protection calculation
1: enable
0: disable
3 VTS.En_Out_VT 0 or 1
In general, when VT is not connected to the
device, this logic setting should be set as
“1”
Voltage selection for protection calculation
from busbar VT or line VT
4 VTS.En_LineVT 0 or 1
1: line VT
0: busbar VT
Alarm function of VT circuit supervision
5 VTS.En 0 or 1 1: enable
0: disable
3.28 CT Circuit Supervision

The purpose of the CT circuit supervision is to detect any abnormality on CT secondary circuit.
Under normal conditions, CT secondary signal is continuously supervised by detecting the

residual current and voltage. If residual current is larger than 10%In whereas residual voltage is
less than 3V, an error in CT circuit is considered, the concerned protection functions are blocked
and an alarm is issued with a time delay of 10s and drop off with a time delay of 10s after CT
circuit is restored to normal condition.
CTS
CTS.En CTS.Alm
CTS.Blk

Date: 2014-03-05
3 Operation Theory
3.28.4 I/O Signals

Table 3.28-1 I/O signals of CT circuit supervision

CT circuit supervision enabling input, it is triggered from binary input or
1 CTS.En
CT circuit supervision blocking input, it is triggered from binary input or
2 CTS.Blk
1 CTS.Alm Alarm signal to indicate CT circuit fails
3.28.5 Logic
SIG CTS.En &

&
SIG CTS.Blk 10s 10s CTS.Alm
SIG 3I0>0.1In
&
SIG 3U0<3V
SIG IA<0.06In
>=1
SIG IB<0.06In
SIG IC<0.06In
Figure 3.28-1 Logic diagram of CT circuit failure
3.29 Control and Synchrocheck for Manual Closing

The purpose of control is to open or close primary equipment, including circuit breaker (CB),
disconnector (DS) and earth switch (ES), or to issue outputs for signaling purpose. Synchronism
check and dead check are also provided for the control processes as below:
1. Local manual closing CB
2. Local closing CB by access the menu “Local Cmd→Control”
3. Remote closing CB from SCADA (i.e., local HMI system) or control center (CC)
Programmable interlocking logics within a bay and amongst different bays are provided by using
PCS-Explorer.

1. Control
High reliability is ensured by adopting the principle of selection before operation (abbreviated
SBO). When the binary input [BI_Maintenance] is energized as “1”, remote control from

Date: 2014-03-05
3 Operation Theory
SCADA/CC will be disabled, but local control will not be influenced.
The integrated control process is as follow:
1) The control source (SCADA/CC, or local LCD control operation, or manual control operation)
sends control selection command to this device
2) This device sends back the control selection result (success or failure) to the control source
after logic judgment
3) The control source sends control operation command to this device if the control selection
result is “success”. The control source will send control cancellation command to this device if
the control selection result is “failure”.
4) This device sends back the control operation result (success or failure) to the control source
after logic judgment.
Logic calculation result of interlocking is input to the remote control module as a criterion of remote
operation. When the enabling parameter of remote open/close interlock is “1”, remote control
module determines whether it can be output according to the calculation result of interlocking. If
the current breaker position or programmable part can meet the interlocking condition, remote
control can be output normally, otherwise remote operation is blocked. When the enabling
parameter of remote open/close interlock is “0”, interlocking function is disabled and remote
control will be output directly without the judgment of interlocking.
Holding time of each binary output contact can be set by configuring corresponding settings and is
often configured as 250ms. However, for the control circuits without latched relays, the holding
time must be longer to ensure successful control operation.

Date: 2014-03-05
3 Operation Theory
SIG CSWI01.CILO.Disable >=1
SIG BIinput.CILO.Disable
>=1
EN [CSWI01.En_Cls_Blk]
SIG CSWI01.CILO.EnCls
SIG CSWI01.RmtCtrl >=1

&
SIG BIinput.RmtCtrl >=1 &
[CSWI01.t_PW_Cls] 0ms [CSWI01.Op_Cls]
SIG CSWI01.Cmd_RmtCtrl
SIG CSWI01.LocCtrl >=1
SIG BIinput.LocCtrl
&
SIG CSWI01.ManSynCls >=1
SIG CSWI01.Cmd_LocCtrl
SET MCBrd.25.En_SynChk >=1

>=1
SIG Sig_Ok_Chk
SET MCBrd.25.En_LvL_DdB
>=1
SET MCBrd.25.En_DdL_LvB >=1
SET MCBrd.25.En_DdL_DdB
SIG Sig_Ok_Chk
SET MCBrd.25.En_NoChk
SIG CSWIxx.CILO.Disable >=1
>=1
EN [CSWIxx.En_Cls_Blk] &
[CSWIxx.t_PW_Cls] 0ms [CSWIxx.Op_Cls]
SIG CSWIxx.CILO.EnCls
SIG CSWIxx.RmtCtrl >=1

&
SIG BIinput.RmtCtrl >=1
SIG CSWIxx.Cmd_RmtCtrl
SIG CSWIxx.LocCtrl >=1

&
SIG BIinput.LocCtrl
SIG CSWIxx.Cmd_LocCtrl
Figure 3.29-1 Logic diagram of closing primary equipment
Where:
xx=02~10
Only the first closing command “CSWI01.Op_Cls” controlled by synchrocheck logic can be used

Date: 2014-03-05
3 Operation Theory
for CB closing.
After receiving a closing command, this device will continuously check whether the 2 voltages
(Incoming voltage and reference voltage) involved in synchronism check (or dead check) can meet
the criteria. Within the duration of [MCBrd.25.t_Wait_Chk], if the synchronism check (or dead
check) criteria are not met, the signal “Sig_Ok_Chk” will be set as “0”; if the synchronism check (or
dead check) criteria are met, the signal “Sig_Ok_Chk” will be set as “1”.
Access the menu “Local Cmd→Control” to issue control command locally, and this signal
“CSWIxx.Cmd_LocCtrl” will be set as “1”.
Remote control commands from SCADA/CC can be transmitted via IEC 60870-5-103 protocol or
IEC 61850 protocol, and this signal “CSWIxx.Cmd_RmtCtrl” will be set as “1”.
SIG CSWI01.CILO.Disable >=1
>=1
EN [CSWI01.En_Opn_Blk] &
[CSWI01.t_PW_Opn] 0ms [CSWI01.Op_Opn]
SIG CSWI01.CILO.EnOpn
SIG CSWI01.RmtCtrl >=1

&
SIG CSWI01.Cmd_RmtCtrl
SIG CSWI01.LocCtrl >=1

&
SIG BIinput.LocCtrl
SIG CSWI01.ManOpn >=1
SIG CSWI01.Cmd_LocCtrl
SIG CSWIxx.CILO.Disable >=1
>=1
EN [CSWIxx.En_Opn_Blk] &
[CSWIxx.t_PW_Opn] 0ms [CSWIxx.Op_Opn]
SIG CSWIxx.CILO.EnOpn
SIG CSWIxx.RmtCtrl >=1

&
SIG CSWIxx.Cmd_RmtCtrl
SIG CSWIxx.LocCtrl >=1

&
SIG BIinput.LocCtrl
SIG CSWIxx.Cmd_LocCtrl
Figure 3.29-2 Logic diagram of open primary equipment

Date: 2014-03-05
3 Operation Theory
Where:
xx=01~10
The control output fulfills signal output circuit, and opens or closes circuit breaker, disconnector
and earth switch according to the control command. Object manipulation strictly performs three
steps: selection, check and excute, and perform output relay check, to ensure that the remote
control can be excuted safely and reliably.
When logic interlock is enabled, the device can receive the programmable interlock logic. The
device can automatically initiate the interlock logic to determine whether to allow control
operations. The device provides corresponding settings ([CSWIxx.En_Opn_Blk] and
[CSWIxx.En_Cls_Blk]) for each control object. When they are set as “1”, the interlock function of
the corresponding control object is enabled. The interlock logic can be configured by using
PCS-Explorer, and downloaded to the device via the Ethernet port. If the interlock function is
enabled, but it is not configured the interlock logic, the result of the logic output is 0.
The control record is a file which is used to store remote control command records of this device
circularly. If the record number is to 256, the storage area of the control record will be full. If this
device has received a new remote command, this device will delete the oldest remote control
record, and then store the latest remote control record.
There are 10 configuration page corresponding to 10 control outputs in totall respectively. Each
configuration page can finish some signals configuration, including remote control, local control,
disable interlock blocking, and so on.
In order to conveniently configure control output, the same output signals, including
“BIinput.RmtCtrl”, “BIinput.LocCtrl” and “BIinput.CILO.Disable”, are available after processing
binary signals internally, as shown in figure below.
Figure 3.29-3 Configuration page of control output 01 (default configration)

Date: 2014-03-05
3 Operation Theory
Figure 3.29-4 Configuration page of control output 02 (default configration)
Control output 03~10 is as same as control output 02.
The configuration rule about remote control and local control to binary outputs is as bellow:
Remot Local
CSWIxx. BIinput. CSWIxx. BIinput. Control Mode
RmtCtrl RmtCtrl LocCtrl LocCtrl
X X X X Neither Local control nor remote control are permissible.
0 X X X
Only local control is permissible.
X 0 X X
1 X X X
Only remote control is permissible.
X 1 X X
X X 0 X
X X X 0
X X 1 X
X X X 1
0 X 0 X
0 X X 0
Neither Local control nor remote control are permissible.
X 0 0 X
X 0 X 0
0 X 1 X
X 0 1 X
0 X X 1
X 0 X 1
1 X 0 X
1 X X 0
X 1 0 X
X 1 X 0
1 X 1 X Both Local control and remote control are permissible.

Date: 2014-03-05
3 Operation Theory
1 X X 1
X 1 1 X
X 1 X 1
For remote control or local control, they can be configured by either of “CSWIxx.RmtCtrl” and
“BIinput.RmtCtrl”, or either of “CSWIxx.LocCtrl” and “BIinput.LocCtrl”. X means that it is not
configured.
2. Synchrocheck
Three synchrocheck modes are designed for CB closing: no check mode, dead check mode and
synchronism check mode, if any one of the condition of three synchrocheck modes satisfied, then
synchrocheck signal “Sig_Ok_Chk” will be asserted.
The synchronism check function measures the conditions across the circuit breaker and compares
them with the corresponding settings. The output is only given if all measured quantities are
simultaneously within their set limits. Compared to the synchronism check for auto-reclosing, an
additional criterion is applied to check the rate of frequency change (df/dt) between both sides of
the CB.
When the following four conditions are all met, the synchronism check is successful.
1) Phase angle difference between incoming voltage and reference voltage is less than the
setting [MCBrd.25.phi_Diff]
2) Frequency difference between incoming voltage and reference voltage is less than
[MCBrd.25.f_Diff]
3) Voltage difference between between incoming voltage and reference voltage is less than
[MCBrd.25.U_Diff]
4) Rate of frequency change between incoming voltage and reference voltage is less than
[MCBrd.25.df/dt]
The dead check function measures the amplitude of line voltage and bus voltage at both sides of
the circuit breaker, and then compare them with the live check setting [MCBrd.25.U_Lv] and the
dead check setting [MCBrd.25.U_Dd]. The dead check is successful when the measured
quantities comply with the criteria.
When this device is set to work in no check mode and receives a closing command, CB will be
closed without synchronism check and dead check.

Date: 2014-03-05
3 Operation Theory
CSWI01
CILO.EnOpn Op_Opn
CILO.EnCls Op_Cls
RmtCtrl
LocCtrl
CILO.Disable
ManSynCls
ManOpn
CSWIxx
CILO.EnOpn Op_Opn
CILO.EnCls Op_Cls
RmtCtrl
LocCtrl
CILO.Disable
BIinput
RmtCtrl RmtCtrl
LocCtrl LocCtrl
CILO.Disable CILO.Disable
xx can be from 02 to 10
3.29.4 I/O Signals

Table 3.29-1 I/O signals of control

From receiving a closing command, this device will continuously check
whether the 2 voltages (Incoming voltage and reference voltage) involved
1 Sig_Ok_Chk
in synchronism check(or dead check) can meet the criteria.
Within the duration of [MCBrd.25.t_Wait_Chk], if the synchronism

Date: 2014-03-05
3 Operation Theory
check(or dead check) criteria are not met, [Sig_Ok_Chk] will be set as “0”;
if the synchronism check(or dead check) criteria are met, [Sig_Ok_Chk]
will be set as “1”.
2 CSWIxx.CILO.EnOpn It is the interlock status of No.xx open output of BO module (xx=01~10)
3 CSWIxx.CILO.EnCls It is the interlock status of No.xx closing output of BO module (xx=01~10)

It is used to select the local control to No.xx controlled object (CB/DS/ES).
4 CSWIxx.LocCtrl When the local control is active, No.xx binary outputs can only be locally
controlled. (xx=01~10)
It is used to select the remote control to No.xx controlled object
5 CSWIxx.RmtCtrl (CB/DS/ES). When the remote control is active, No.xx binary outputs can
only be remotely controlled by SCADA or control centers. (xx=01~10)
It is used to disable the interlock blocking function for control output. If the
6 CSWIxx.CILO.Disable signal “CSWIxx.CILO.Disable” is “1”, No.xx binary outputs of the device
will not be blocked by interlock conditions. (xx=01~10)
It is used to select the remote control to controlled object (CB/DS/ES).
7 BIinput.RmtCtrl When the remote control is active, all binary outputs can only be remotely
controlled by SCADA or control centers.
It is used to select the local control to controlled object (CB/DS/ES). When
8 BIinput.LocCtrl
the local control is active, all binary outputs can only be locally controlled.
9 BIinput.CILO.Disable signal “BIinput.CILO.Disable” is “1”, all binary outputs of this device will
not be blocked by interlock conditions.
When the condition of local control is met and the signal
10 CSWI01.ManSynCls “CSWI01.ManSynCls” is “1”, the output contact [BO_CtrlCls01] is closed
to execute manually closing the circuit breaker with synschrochcek.
11 CSWI01.ManOpn “CSWI01.ManOpn” is “1”, the output contact [BO_CtrlOpn01] is closed to
execute manually open the circuit breaker.
1 CSWIxx.Op_Opn No.xx command output for open. (xx=01~10)
2 CSWIxx.Op_Cls No.xx command output for closing. (xx=01~10)
3 BIinput.RmtCtrl In order to be convenient to user configure control output, three same
output signals with input signals are available. The relationship with 10
4 BIinput.LocCtrl
binary output have been configured inside the device. The user only
assigns a specific binary input to input signal, the relevant function can be
5 BIinput.CILO.Disable gained. If some binary output need not be controlled by three signals,
please cancle the configuration by PCS-Explorer, and configure it
independently.
3.29.5 Settings
Table 3.29-2 Control Settings

1 CSWIxx.t_PW_Opn 0~65535 1 ms No.xx holding time of a normal open contact

Date: 2014-03-05
3 Operation Theory
of remote opening CB, disconnector or for

signaling purpose.
(xx=01, 02….10)
No.xx closing time of a normal open contact
of remote closing CB, disconnector or for
2 CSWIxx.t_PW_Cls 0~65535 1 ms
signaling purpose.
(xx=01, 02….10)
These settings are applied to configure the
3 CSWIxx.t_DPU_DPS 0~60000 1 ms debouncing time. “DPU” is the abbreviation of
“Delay Pick Up”. (xx=01, 02….10)
Enabling/disabling No.xx open output of the
BO module be controlled by the interlocking
logic
4 CSWIxx.En_Opn_Blk 0 or 1
0: disable
1: enable
(xx=01, 02….10)
Enabling/disabling No.xx closing output of the
BO module be controlled by the interlocking
logic
5 CSWIxx.En_Cls_Blk 0 or 1
0: disable
1: enable
(xx=01, 02….10)
Table 3.29-3 Synchrocheck Settings

Voltage selecting mode of line
0: A-phase voltage
1: B-phase voltage
1 MCBrd.25.Opt_Source_UL 0~5 1 2: C-phase voltage
3: AB-phase voltage
4: BC-phase voltage
5: CA-phase voltage
Voltage selecting mode of bus
0: A-phase voltage
1: B-phase voltage
2 MCBrd.25.Opt_Source_UB 0~5 1 2: C-phase voltage
3: AB-phase voltage
4: BC-phase voltage
5: CA-phase voltage
3 MCBrd.25.U_Dd 0.05Un~0.8Un 0.001 V Voltage threshold of dead check
4 MCBrd.25.U_Lv 0.5Un~Un 0.001 V Voltage threshold of live check
Compensation coefficient for
5 MCBrd.25.K_Usyn 0.20-5.00
synchronism voltage
6 MCBrd.25.phi_Diff 0~ 89 1 Deg Phase difference limit of

Date: 2014-03-05
3 Operation Theory
synchronism check for manual

closing
Compensation for phase difference
7 MCBrd.25.phi_Comp 0~359 1
between two synchronous voltages
Frequency difference limit of
8 MCBrd.25.f_Diff 0.02~1.00 0.01 Hz synchronism check for manual
closing
Voltage difference limit of
9 MCBrd.25.U_Diff 0.02Un~0.8Un 0.01 V synchronism check for manual
closing
10 MCBrd.25.En_SynChk 0 or 1 Enable synchronism check
Enable dead line and dead bus
11 MCBrd.25.En_DdL_DdB 0 or 1
(DLDB) check
Enable dead line and live bus
12 MCBrd.25.En_DdL_LvB 0 or 1
(DLLB) check
Enable live line and dead bus
13 MCBrd.25.En_LvL_DdB 0 or 1
(LLDB) check
Enable manual closing without any
14 MCBrd.25.En_NoChk 0 or 1
check
Threshold of rate of frequency
15 MCBrd.25.df/dt 0.00~3.00 0.01 Hz/s change between both sides of CB
for synchronism-check.
Circuit breaker closing time. It is the
time from receiving closing
16 MCBrd.25.t_Close_CB 20~1000 1 ms
command pulse till the CB is
completely closed.
From receiving a closing command,
this device will continuously check
whether between incoming voltage
and reference voltage involved in
synchronism check (or dead check)
17 MCBrd.25.t_Wait_Chk 5~30 0.001 s can meet the criteria. If the
synchronism check (or dead check)
criteria are not met within the
duration of this time delay, the failure
of synchronism-check (or dead
check) will be confirmed.
3.30 Faulty Phase Selection

Fault phase selection logic can be implemented by the following methods:
1. Detecting the variation of operating voltage

Date: 2014-03-05
3 Operation Theory
2. Detecting the phase difference between I0 and I2A
The logic makes the device ideal for single-phase tripping applications.

3.30.2.1 Variation of Operating Voltage (Faulty Phase Selection Element 1)
1. Variation of phase operating voltage
1) Phase A: ΔUOPA
2) Phase B: ΔUOPB
3) Phase C: ΔUOPC
2. Variation of phase-to-phase operating voltage
1) Phase AB: ΔUOPAB
2) Phase BC: ΔUOPBC
3) Phase CA: ΔUOPCA
ΔUOΦMAX=Max(ΔUOPA, ΔUOPB, ΔUOPC)
ΔUOΦΦMAX=Max(ΔUOPAB, ΔUOPBC, ΔUOPCA)
If ΔUOΦMAX is several times higher than the variation of operating voltages of other two phases, the
single-phase fault is ensured, otherwise, the multi-phase fault is ensured.
Table 3.30-1 Relation between ΔUOΦMAX and faulty phase
ΔUOΦMAX or ΔUOΦΦMAX Fault phase
ΔUOPA Phase A
ΔUOPB Phase B
ΔUOPC Phase C
ΔUOPAB Phase AB
ΔUOPBC Phase BC
ΔUOPCA Phase CA
3.30.2.2 I0 and I2A (Faulty Phase Selection Element 2)
The phase selection algorithm uses the angle relation between I 0 and I2A of the device. As shown
in Figure 3.30-1, there are three faulty phase selection regions.

Date: 2014-03-05
3 Operation Theory
Region A
60° -60°
Region B Region C
180°
Figure 3.30-1 The region of faulty phase selection
Depended on the phase relation between I0 and I2A, the faulty phase can be determined.
1. -60º<Arg(I0/I2A)<60º, region A is selected, possible faulty phase is phase A or phase BC.
2. 60º<Arg(I0/I2A)<180º, region B is selected, possible faulty phase is phase B or phase CA.
3. 180º<Arg(I0/I2A)<300º, region C is selected, possible faulty phase is phase C or phase AB.
For single-phase earth fault, I0 and I2 of faulty phase are in-phase and its distance element
operates.
For phase to phase to earth fault, I0 and I2 of non-faulty phase are in-phase but its distance
element does not operate.
PhSel
PhSA
PhSB
PhSC
GndFlt
3.30.4 I/O Signals

Table 3.30-2 I/O signals of faulty phase selection

1 PhSA Phase-A is selected as faulty phase
2 PhSB Phase-B is selected as faulty phase

Date: 2014-03-05
3 Operation Theory
3 PhSC Phase-C is selected as faulty phase

4 GndFlt Earth fault
3.31 Fault Location

3.31.1 Application
The main objective of line protection is fast, selective and reliable operation for faults on a
protected line section. Besides this, information on distance to fault is very important for those
involved in operation and maintenance. Reliable information on the fault location greatly
decreases the outage of the protected lines and increases the total availability of a power system.
This fault location function cannot be used for the transmission line with series compensation.

3.31.2.1 Fundamental Principle
The fault location is an essential function to various line protection devices, after selecting faulty
phase, it measures and indicates the distance to the fault with high accuracy. Thus, the fault can
be quickly located for repairs. The calculation algorithm considers the effect of load currents,
double-end infeed and additional fault resistance. Both double-end fault location and single-end
fault location are available in line differential relay, but only single-end fault location is provided in
other relays.
The calculation equation is:
[km]
Where:
Dist: The distance of fault location according to the Zcalc (km)
Zcalc: The impedance value calculated from the location of protection device to fault point
Zl: The impedance value of the whole line + mutual impedance
Length: The input length of transmission line (km)
3.31.2.2 Mutual Compensation
When an earth fault occurred on a line of parallel lines arrangement, a distance relay at one end of
the faulty line will tend to underreach whilst the distance relay at the other end will tend to
overreach. Usually the degree of underreach or overreach is acceptable, however, for cases
where precise fault location is required for long lines with high mutual coupling, mutual
compensation is then required to improve the distance measurement. Practically, the mutual effect
between the parallel lines is insignificant to positive and negative sequence and thus the mutual
compensation is only for zero sequence

Date: 2014-03-05
3 Operation Theory
A Ia B
ZM
k
C Ic D
kZL (1-k)ZL
ZS
ZL
The principle in the application of mutual compensation is shown as follows with the aid of
following sequence network diagram figure. The diagram indicates a parallel lines arrangement
with an earth fault at location k on line CD.
The equivalent sequence network for an earth fault on a parallel lines arrangement with single
source is shown as below.
Ia1 ZL1
ZS1
kZL1 (1-k)ZL1
Ic1
Ia2 ZL2
ZS2
kZL2 (1-k)ZL2
Ic2
Ia0 ZL0
ZS0
Z0M
kZL0 (1-k)ZL0
Ic0
Figure 3.31-1 Equivalent sequence network
The device at location C without mutual compensation will have voltage U RC and current IRC
measured as shown in the expression
URC is the voltage of the device at location C.
If the line is fully transposed, ZL1=ZL2, Then

Date: 2014-03-05
3 Operation Theory
The impedance presented to the device is:
For an earth fault, ,
With the mutual compensation enabled,
(Actual distance of the fault)
The residual current from the parallel line should be added to the device. It should be connected to
terminal 08 and star point of the parallel line CT connected to terminal 07 as shown in the following
figure. Please note the connection diagram and the terminal numbers are for reference only. The
final connection terminals are subject to the device configuration at site.

Date: 2014-03-05
3 Operation Theory
P2 S2 P2 S2
P1 S1 P1 S1
02 01 02 01
04 03 04 03
06 05 06 05
08 07 08 07
FL
FPS_Fault Fault_Location
FD.Pkp Fault_Phase
Fault_Phase_Curr
Fault_Resid_Curr
3.31.4 I/O Signals

Table 3.31-1 I/O signals of fault location

1 FPS_Fault Faulty phase selection
1 Fault_Location The result of fault location

Date: 2014-03-05
3 Operation Theory
2 Faulty_Phase The selected faulty phase

3 Fault_Phase_Curr Maximum faulty current
4 Fault_Resid_Curr Maximum residual current

Date: 2014-03-05
4 Supervision
4 Supervision
Table of Contents
4 Supervision ...................................................................................... 4-a
4.1 Overview .......................................................................................................... 4-1
4.2 Supervision Alarms ......................................................................................... 4-1
4.3 Relay Self-supervision.................................................................................... 4-7
4.3.1 Relay Hardware Monitoring................................................................................................ 4-7
4.3.2 Fault Detector Monitoring ................................................................................................... 4-7
4.3.3 Check Setting..................................................................................................................... 4-7
4.4 AC Input Monitoring ........................................................................................ 4-8

4.4.1 Voltage/current Drift Monitoring and Auto-adjustment ........................................................ 4-8
4.4.2 Sampling Monitoring .......................................................................................................... 4-8
4.5 Secondary Circuit Monitoring ........................................................................ 4-8

4.5.1 Opto-coupler Power Supervision ....................................................................................... 4-8
4.5.2 Circuit Breaker Supervision................................................................................................ 4-8
4.6 GOOSE Alarm .................................................................................................. 4-8
List of Tables
Table 4.2-1 Alarm description ...................................................................................................4-1
Table 4.2-2 Troubleshooting .....................................................................................................4-5

Date: 2013-09-07
4 Supervision

Date: 2013-09-07
4 Supervision
4.1 Overview
Protection system is in quiescent state under normal conditions, and it is required to respond
promptly for faults occurred on power system. When the device is in energizing process before the
LED “HEALTHY” is on, the device need to be checked to ensure no abnormality. Therefore, the
automatic supervision function, which checks the health of the protection system when startup and
during normal operation, plays an important role.
The numerical relay based on the microprocessor operations is suitable for implementing this
automatic supervision function of the protection system.
In case a defect is detected during initialization when DC power supply is provided to the device,
the device will be blocked with indication and alarm of relay out of service. It is suggested a trial
recovery of the device by re-energization. Please contact supplier if the device is still failure.
When a failure is detected by the automatic supervision, it is followed by a LCD message, LED
indication and alarm contact outputs. The failure alarm is also recorded in event recording report
and can be printed If required.
4.2 Supervision Alarms

Hardware circuit and operation status of the device are self-supervised continuously. If any
abnormal condition is detected, information or report will be displayed and a corresponding alarm
will be issued.
A minor abnormality may block a certain number of protections functions while the other functions
can still work. However, if severe hardware failure or abnormality, such as PWR module failure,
DC converter failure and so on, are detected, all protection functions will be blocked and the LED
“HEALTHY” will be extinguished and blocking output contacts BO_FAIL will be given. The
protective device then can not work normally and maintenance is required to eliminate the failure.
All the alarm signals and the corresponding handling suggestions are listed below.
Note!
If the protective device is blocked or alarm signal is sent during operation, please do find
out its reason with the help of self-diagnostic record. If the reason can not be found at site,
please notify the factory NR. Please do not simply press button “TARGET RESET” on the
protection panel or re-energize on the device.
Table 4.2-1 Alarm description
No. Item Description Blocking Device

Fail Signals
The device fails.
1 Fail_Device This signal will be pick up if any fail signal picks up and it Blocked
will drop off when all fail signals drop off.
2 Fail_Setting_OvRange Set value of any setting is out of scope. Blocked

Date: 2013-09-07
4 Supervision
This signal will pick up instantaneously and will be

latched unless the recommended handling suggestion is
adopted.
Mismatch between the configuration of plug-in modules
3 Fail_BoardConfig Blocked
and the designing drawing of an applied-specific project.
After config file is updated, settings of the file and
settings saved on the device are not matched.
4 Fail_SettingItem_Chgd This signal will pick up instantaneously and will be Blocked
adopted.
Error is found during checking memory data.
5 Fail_Memory Blocked
adopted.
Error is found during checking settings.
6 Fail_Settings Blocked
adopted.
DSP chip is damaged.
7 Fail_DSP Blocked
adopted.
Communication between two DSP chips is abnormal
8 Fail_DSP_Comm This signal will pick up instantaneously and will drop off Blocked
instantaneously.
Software configuation is incorrect.
9 Fail_Config Blocked
adopted.
AC current and voltage samplings are abnormal.
This signal will pick up with a time delay of 200ms and
10 Fail_Sample Blocked
will be latched unless the recommended handling
suggestion is adopted.
For DSP plug-in module for measurement and control in
11 MCBrd.Fail_Sample Blocked
slot 06, AC current and voltage samplings are abnormal
Error is found during checking the settings of DSP
12 MCBrd.Fail_Settings Blocked
plug-in module for measurement and control in slot 06.
Alarm Signals
The device is abnormal.
13 Alm_Device This signal will be pick up if any alarm signal picks up Unblocked
and it will drop off when all alarm signals drop off.
14 Alm_Insuf_Memory The memory of MON plug-in module is insufficient. Unblocked
The device is in the communication test mode.
15 Alm_CommTest Unblocked
This signal will pick up instantaneously and will drop off

Date: 2013-09-07
4 Supervision
instantaneously.
The error is found during MON module checking
settings of device.
16 Alm_Settings_MON Unblocked
This signal will pick up with a time delay of 10s and will
be latched unless re-powering or rebooting the device.
The error is found during checking the version of
software downloaded to the device.
17 Alm_Version Unblocked
instantaneously.
The active group set by settings in device and that set
by binary input are not matched.
18 Alm_BI_SettingGrp Unblocked
instantaneously.
Data frame is abnormal between two DSP modules.
19 Alm_DSP_Frame This signal will pick up instantaneously and will drop off Unblocked
instantaneously.
The power supply of BI plug-in module in slot xx is
abnormal.
20 Bxx.Alm_OptoDC Unblocked
drop off with a time delay of 10s.
Fault detector element operates for longer than 50s.
21 Alm_Pkp_FD This signal will pick up with a time delay of 50s and will Unblocked
Neutral current fault detector element operates for
longer than 10s.
22 Alm_Pkp_I0 Unblocked
Protection VT circuit fails.
23 VTS.Alm This signal will pick up with a time delay [VTS.t_DPU] Unblocked
and will drop off with a time delay [VTS.t_DDO].
Protection VT circuit of neutral point fails.
24 VTNS.Alm This signal will pick up with a time delay [VTS.t_DPU] Unblocked
and will drop off with a time delay [VTS.t_DDO].
CT circuit of corresponding circuit breaker fails.
25 CTS.Alm This signal will pick up with a time delay of 10s and will Unblocked
The auxiliary normally closed contact (52b) of
corresponding circuit breaker is abnormal.
26 Alm_52b Unblocked
The device is in maintenance state.
27 BI_Maintenance This signal will pick up with a time delay of 150ms and Unblocked
will drop off with a time delay of 150ms.

Date: 2013-09-07
4 Supervision
28 Alm_TimeSyn Time synchronization abnormality alarm. Unblocked
Frequency of the system is higher than 65Hz or lower

than 45Hz.
29 Alm_Freq Unblocked
will drop off with a time delay of 10s.
Spare alarm signals
Alm_Sparexx
30 The time delay of pickup and dropoff for these alarm Unblocked
(xx=01~08)
signals can be set by PCS-Explorer.
Protection Element Alarm Signals
Channel x is abnormal
31 FOx.Alm This signal will pick up with a time delay of 100ms and Unblocked
Received ID from the remote end is not as same as the
setting [FOx.RmtID] of the device in local end
32 FOx.Alm_ID Unblocked
No valid frame of channel x is received.
33 FOx.Alm_NoValFram This signal will pick up with a time delay of 100ms and Unblocked
Rate of error code of channel x is larger than 40 error
codes per second.
34 FOx.Alm_CRC Unblocked
with a time delay of 10s.
Channelx is out of service due to receive error codes
after device picking up.
35 FOx.Alm_Off Unblocked
instantaneously.
Optical fibre of channel x is connected wrongly.
36 FOx.Alm_Connect This signal will pick up with a time delay of 100ms and Unblocked
37 27P1.Alm Stage 1 of undervoltage protection alarms. Unblocked
38 27P2.Alm Stage 2 of undervoltage protection alarms. Unblocked
39 59P1.Alm Stage 1 of overvoltage protection alarms. Unblocked
40 59P2.Alm Stage 2 of overvoltage protection alarms. Unblocked
Stage 1 of thermal overload protection operates to
41 49-1.Alm Unblocked
alarm.
Stage 2 of thermal overload protection operates to
42 49-2.Alm Unblocked
alarm.
43 46BC.Alm Broken-conductor protection operates to alarm. Unblocked
Synchronism voltage circuit is abnormal (UB)
44 25.Alm_VTS_UB This signal will pick up with a time delay of 1.25s and will Unblocked
45 25.Alm_VTS_UL Synchronism voltage circuit is abnormal (UL) Unblocked

Date: 2013-09-07
4 Supervision
This signal will pick up with a time delay of 1.25s and will
46 79.Fail_Rcls Auto-reclosing fails. Unblocked
47 79.Fail_Chk Synchrocheck for AR fails. Unblocked
Input signal of receiving transfer trip is energized for
48 TT.Alm longer than 4s and it will drop off with a time delay of Unblocked
10s.
Table 4.2-2 Troubleshooting
No. Item Handling suggestion

Fail Signals
The signal is issued with other specific fail signals, and please refer to the
1 Fail_Device
handling suggestion other specific alarm signals.
Please reset setting values according to the range described in the instruction
2 Fail_Setting_OvRange manual, then re-power or reboot the device and the device will restore to
normal operation state.
1. Go to the menu “Information→Borad Info”, check the abnormality
information.
3 Fail_BoardConfig 2. For the abnormality board, if the board is not used, then remove, and if
the board is used, then check whether the board is installed properly and work
normally.
Please check the settings mentioned in the prompt message on the LCD, and
4 Fail_SettingItem_Chgd go to the menu “Settings” and select “Confirm_Settings” item to comfirm
settings. Then, the device will restore to normal operation stage.
5 Fail_Memory Please inform the manufacture or the agent for repair.
6 Fail_Settings Please inform the manufacture or the agent for repair.
Chips are damaged and please inform the manufacture or the agent replacing
7 Fail_DSP
the module.
8 Fail_DSP_Comm Please inform the manufacture or the agent for repair.
Please inform configuration engineers to check and confirm visualization
9 Fail_Config
functions of the device
1. Please make the device out of service.
2. Then check if the analog input modules and wiring connectors
10 Fail_Sample connected to those modules are installed at the position.
3. Re-power the device and the device will restore to normal operation
state.
1. Please make the device out of service.
2. Then check if analog input modules and wiring connectors connected to
11 MCBrd.Fail_Sample those modules are installed at the position.
3. Re-power the device and the device will restore to normal operation
state.
12 MCBrd.Fail_Settings Please inform the manufacturer or the agent for repair.
Alarm Signals
13 Alm_Device The signal is issued with other specific alarm signals, and please refer to the

Date: 2013-09-07
4 Supervision
handling suggestion other specific alarm signals.

14 Alm_Insuf_Memory Please replace MON plug-in module.
No special treatment is needed, and disable the communication test function
15 Alm_CommTest
after the completion of the test.
16 Alm_Settings_MON Please inform the manufacture or the agent for repair.
Users may pay no attention to the alarm signal in the project commissioning
stage, but it is needed to download the latest package file (including correct
version checksum file) provided by R&D engineer to make the alarm signal
17 Alm_Version
disappear. Then users get the correct software version. It is not allowed that
the alarm signal is issued on the device already has been put into service. the
devices having being put into service so that the alarm signal disappears.
Please check the value of setting [Active_Grp] and binary input of indiating
active group, and make them matched. Then the “ALARM” LED will be
18 Alm_BI_SettingGrp
extinguished and the corresponding alarm message will disappear and the
device will restore to normal operation state.
19 Alm_DSP_Frame Please inform the manufacture or the agent for repair.
1. check whether the binary input module is connected to the power supply.
2. check whether the voltage of power supply is in the required range.
20 Bxx.Alm_OptoDC 3. After the voltage for binary input module restores to normal range, the
“ALARM” LED will be extinguished and the corresponding alarm message will
disappear and the device will restore to normal operation state.
Please check secondary values and protection settings. If settings are not set
reasonable to make fault detectors pick up, please reset settings, and then
21 Alm_Pkp_FD
the alarm message will disappear and the device will restore to normal
operation state.
Please check secondary values and protection settings. If settings are not set
reasonable to make fault detectors pick up, please reset settings, and then
22 Alm_Pkp_I0
the alarm message will disappear and the device will restore to normal
operation state.
Please check the corresponding VT secondary circuit. After the abnormality is
23 VTS.Alm
eliminated, the device returns to normal operation state.
Please check the corresponding VT secondary circuit of neutral point. After
24 VTNS.Alm
the abnormality is eliminated, the device returns to normal operation state.
Please check the corresponding CT secondary circuit. After the abnormality is
25 CTS.Alm
eliminated, the device returns to normal operation state.
Please check the auxiliary contact of CB. After the abnormality is eliminated,
26 Alm_52b
the device returns to normal operation state.
After maintenance is finished, please de-energized the binary input
27 BI_Maintenance [BI_Maintenance] and then the alarm will disappear and the device restore to
normal operation state.
1. check whether the selected clock synchronization mode matches the

28 Alm_TimeSyn clock synchronization source;
2. check whether the wiring connection between the device and the clock

Date: 2013-09-07
4 Supervision
synchronization source is correct
3. check whether the setting for selecting clock synchronization (i.e.

[Opt_TimeSync]) is set correctly. If there is no clock synchronization, please
set the setting [Opt_TimeSync] as ”No TimeSync”.
4. After the abnormality is removed, the “ALARM” LED will be extinguished

and the corresponding alarm message will disappear and the device will
restore to normal operation state.
29 Alm_Freq Adjust the system operating mode
Alm_Sparexx Find the reason according to specific problem. (These signals are
30
(xx=01~08) user-defined.)
Operation Alarm Signals
31 FOx.Alm Please check the conncetion of optical fibre channel.
32 FOx.Alm_ID Please check the conncetion of optical fibre channel.
33 FOx.Alm_NoValFram Please check the conncetion of optical fibre channel.
34 FOx.Alm_CRC Please check the conncetion of optical fibre channel.
35 FOx.Alm_Off Please check the conncetion of optical fibre channel.
Please check the conncetion of optical fibre channel. (For example, receiving
36 FOx.Alm_Connect
and sending are inconsistent, or channel 1 and channel 2 are inconsistent)
Please check the corresponding binary input secondary circuit. After the
37 TT.Alm abnormality is eliminated, “ALARM” LED will go off automatically and device
returns to normal operation state with a time delay of 10s.
4.3 Relay Self-supervision
4.3.1 Relay Hardware Monitoring

All chips on DSP module are monitored to ensure whether they are damaged or having errors. If
any one of them is detected damaged or having error, the alarm signal [Fail_DSP] is issued with
the device being blocked.
4.3.2 Fault Detector Monitoring

When neutral current fault detector picks up and lasts for longer than 10 seconds, an alarm
[Alm_Pkp_I0] will be issued without the device blocked.
When any fault detector picks up for longer than 50s, an alarm will be issued [Alm_Pkp_FD]
without the device blocked.
4.3.3 Check Setting

This relay has 10 setting groups, only one Setting group could be activiated (is active) at a time.
The settings of active setting group are checked to ensure they are reasonable. If settings are
checked to be unreasonable or out of setting scopes, a corresponding alarm signal will be issued,
and the device is also blocked.

Date: 2013-09-07
4 Supervision
4.4 AC Input Monitoring

4.4.1 Voltage/current Drift Monitoring and Auto-adjustment
Zero point of voltage and current may drift due to variation of temperature or other environment
factors. The device continually traces the drift and adjust it to normal value automatically.
4.4.2 Sampling Monitoring

AC current and voltage samplings of protection DSP and fault detector DSP are monitored and if
the samples of protection DSP and fault detector DSP are detected to be wrong or inconsistent
between them, the alarm signal [Fail_Sample] will be issued and the device will be blocked.
4.5 Secondary Circuit Monitoring

4.5.1 Opto-coupler Power Supervision
Positive power supply of opto-coupler is continually monitored. If an error or damage has occurred,
an alarm [Bxx.Alm_OptoDC] will be issued.
4.5.2 Circuit Breaker Supervision

If 52b of three phases are energized ,which indicates circuit breaker is open and there is no
current detected in the line, the line will be considered to be out of service. SOTF protection will be
enabled after 50ms.
If 52b of three phases are energized that indicates circuit breaker is open but there is still current
detected in the line (the measured current is greater than a settable threshold value) or
three-phase circuit breaker is in pole disagreement, an alarm signal [Alm_52b] will be issued after
10 seconds.
4.6 GOOSE Alarm
GOOSE alarm signal indicating that there is a network storm occurring on the
1 GAlm_AStorm_SL
network A.
GOOSE alarm signal indicating that there is a network storm occurring on the
2 GAlm_BStorm_SL
network B.
GOOSE alarm signal indicating that there is an error in the GOOSE

3 GAlm_CfgFile_SL
configuration file
4 Namexx.GAlm_ADisc_SL_xx GOOSE alarm signal indicating that network A for Namexx is disconnected.
5 Namexx.GAlm_BDisc_SL_xx GOOSE alarm signal indicating that network B for Namexx is disconnected.
Between GOOSE control blocks received on network and GOOSE control

6 Namexx.GAlm_Cfg_SL_xx
blocks defined in GOOSE.txt file are unmatched for Namexx.
These are GOOSE alarm reports. When any alarm message is issued, the LED “ALARM” is lit without
the device being blocked. After the abnormality is removed, the device will return to normal with the
LED “ALARM” being distinguished automatically.

Date: 2013-09-07
4 Supervision
No. Output Signal Handling suggestion
1 GAlm_AStorm_SL Please check the related switches
2 GAlm_BStorm_SL Please check the related switches
3 GAlm_CfgFile_SL Please check the GOOSE configuration file (i.e. GOOSE.txt)
4 Namexx.GAlm_ADisc_SL_xx Please check the network
5 Namexx.GAlm_BDisc_SL_xx Please check the network
6 Namexx.GAlm_Cfg_SL_xx Please check the GOOSE configuration file and the network
Namexx is the name defined by the setting [Linkxx], xx=01, 02, 03, …, 64

Date: 2013-09-07
4 Supervision

Date: 2013-09-07
5 Management
5 Management
Table of Contents
5 Management ..................................................................................... 5-a
5.1 Measurement ................................................................................................... 5-1
5.1.1 Root-Mean-Square Values ................................................................................................. 5-1
5.1.2 Phase Angle ....................................................................................................................... 5-2
5.1.3 Primary Value ..................................................................................................................... 5-3
5.2 Recording ........................................................................................................ 5-4

5.2.1 Overview ............................................................................................................................ 5-4
5.2.2 Event Recording ................................................................................................................ 5-5
5.2.3 Disturbance Recording ...................................................................................................... 5-5
5.2.4 Present Recording ............................................................................................................. 5-7

Date: 2013-09-07
5 Management

Date: 2013-09-07
5 Management
5.1 Measurement
PCS-931 performs continuous measurement of the analogue input quantities. The current full
scale of relay is 40 times of rated current, and there is no effect to the performance of IED due to
overflowing of current full scale. The device samples 24 points per cycle and calculates the RMS
value in each interval and updated the LCD display in every 0.5 second. The measurement data
can be displayed on the LCD of the relay front panel or on the local/remote PC via software tool.
Navigate the menu to view the sampling value through LCD screen.
5.1.1 Root-Mean-Square Values

Access path:
MainMenu  “Measurements”  “Measurements1”
“Measurement1” is use to display measured values from protection calculation DSP (displayed in
secondary value)
“Measurement2” is used to display measured values from fault detector DSP (displayed in
secondary value)
No. Symbol Definition Resolution Unit
1 Ia The secondary value of phase-A current 0.000 A
2 Ib The secondary value of phase-B current 0.000 A
3 Ic The secondary value of phase-C current 0.000 A
4 I1 The secondary value of positive-sequence current 0.000 A
5 I2 The secondary value of negative-sequence current 0.000 A
6 3I0 The secondary value of calculated residual current 0.000 A
The secondary value of residual current from parallel

7 3I0Adj 0.000 A
line
8 Ua The secondary value of phase-A protection voltage 0.000 V
9 Ub The secondary value of phase-B protection voltage 0.000 V
10 Uc The secondary value of phase-C protection voltage 0.000 V
11 Uab The secondary value of phase-AB protection voltage 0.000 V
12 Ubc The secondary value of phase-BC protection voltage 0.000 V
13 Uca The secondary value of phase-CA protection voltage 0.000 V
14 Usyn The secondary value of synchronism voltage 0.000 V
15 U1 The secondary value of positive-sequence voltage 0.000 V
16 U2 The secondary value of negative-sequence voltage 0.000 V
17 3U0 The secondary value of calculated residual voltage 0.000 V
18 f Frequency of protection voltage 0.000 Hz

Date: 2013-09-07
5 Management
19 25.f_Syn Frequency of synchronism voltage 0.000 Hz
Frequency difference between protection voltage and

20 25.f_Diff 0.000 Hz
Phase angle difference between protection voltage and

21 25.phi_Diff 0 V
Voltage difference between protection voltage and

22 25.U_Diff 0.000 V
The secondary value of phase-A current from the

23 87L.FOx.Ia_Rmt 0.000 A
remote end via optical fibre channel x
The secondary value of phase-B current from the

24 87L.FOx.Ib_Rmt 0.000 A
The secondary value of phase-C current from the

25 87L.FOx.Ic_Rmt 0.000 A
The secondary value of phase-A differential current with

26 87L.FOx.Ida capacitive current compensation of optical fibre channel 0.000 A
x
The secondary value of phase-B differential current with

27 87L.FOx.Idb capacitive current compensation of optical fibre channel 0.000 A
x
The secondary value of phase-C differential current with

28 87L.FOx.Idc capacitive current compensation of optical fibre channel 0.000 A
x
5.1.2 Phase Angle

Access path:
“Measurement1” is use to display measured values from protection calculation DSP (displayed in
secondary value)
“Measurement2” is used to display measured values from fault detector DSP (displayed in
secondary value)
Phase angle between phase-A voltage and

1 Ang (Ua-Ub) 0 Deg
phase-B voltage
Phase angle between phase-B voltage and

2 Ang (Ub-Uc) 0 Deg
phase-C voltage
Phase angle between phase-C voltage and

3 Ang (Uc-Ua) 0 Deg
phase-A voltage
4 Ang (Ua-Ia) Phase angle between phase-A voltage and 0 Deg

Date: 2013-09-07
5 Management
phase-A current
Phase angle between phase-B voltage and

5 Ang (Ub-Ib) 0 Deg
phase-B current
Phase angle between phase-C voltage and

6 Ang (Uc-Ic) 0 Deg
phase-C current
Phase angle between phase-A current and

7 Ang (Ia-Ib) 0 Deg
phase-B current
Phase angle between phase-B current and

8 Ang (Ib-Ic) 0 Deg
phase-C current
Phase angle between phase-C current and

9 Ang (Ic-Ia) 0 Deg
phase-A current
Phase angle between local phase-A current

10 87L.FOx.Ang (Ia_Loc-Ia_Rmt) 0 Deg
and remote phase-A current
Phase angle between local phase-B current

11 87L.FOx.Ang (Ib_Loc-Ib_Rmt) 0 Deg
and remote phase-B current
Phase angle between local phase-C current

12 87L.FOx.Ang (Ic_Loc-Ic_Rmt) 0 Deg
and remote phase-C current
5.1.3 Primary Value

Access path:
“Measurement3” is used to display measured primary values and other calculated quantities
related to the measurement and control.
1 Ia The primary value of phase-A current 0.000 A
2 Ib The primary value of phase-A current 0.000 A
3 Ic The primary value of phase-A current 0.000 A
4 I1 The primary value of positive-sequence current 0.000 A
5 I2 The primary value of negative-sequence current 0.000 A
6 3I0 The primary value of calculated residual current 0.000 A
7 3I0Adj The primary value of residual current from parallel line 0.000 A
8 Ua The primary value of phase-A voltage 0.000 kV
9 Ub The primary value of phase-B voltage 0.000 kV
10 Uc The primary value of phase-C voltage 0.000 kV
11 Uab The primary value of phase-AB voltage 0.000 kV
12 Ubc The primary value of phase-BC voltage 0.000 kV
13 Uca The primary value of phase-CA voltage 0.000 kV

Date: 2013-09-07
5 Management
14 U1 The primary value of positive-sequence voltage 0.000 kV
15 U2 The primary value of negative-sequence voltage 0.000 kV
16 3U0 The primary value of calculated residual voltage 0.000 kV
17 U_Syn The primary value of synchronism voltage 0.000 kV
18 f Frequency of protection voltage 0.000 Hz
19 f_Syn Frequency of synchronism voltage 0.000 Hz
20 P The primary value of active power 0.000 MW
21 Q The primary value of reactive power 0.000 MVar
22 S The primary value of apparent power 0.000 MVA
23 Cos The value of power factor 0.000 -
24 Pa The primary value of phase-A active power 0.000 MW
25 Pb The primary value of phase-B active power 0.000 MW
26 Pc The primary value of phase-C active power 0.000 MW
27 Qa The primary value of phase-A reactive power 0.000 MVar
28 Qb The primary value of phase-B reactive power 0.000 MVar
29 Qc The primary value of phase-C reactive power 0.000 MVar
30 Cosa The value of phase-A power factor 0.000 -
31 Cosb The value of phase-B power factor 0.000 -
32 Cosc The value of phase-C power factor 0.000 -
The frequency difference between reference side and

33 f_Diff 0.000 Hz
incoming side for manual closing synchrocheck
The rate of frequency change between reference side and

34 df/dt 0.000 Hz/s
incoming side for manual closing synchrocheck
Phase angle difference between reference side and incoming

35 phi_Diff 0.00 Deg
side for manual closing synchrocheck
The primary value of voltage difference between reference

36 U_Diff 0.000 kV
side and incoming side for manual closing synchrocheck.
37 PHr+_Pri The primary positive active energy 0.000 MWh
38 PHr-_Pri The primary negative active energy 0.000 MWh
39 QHr+_Pri The primary positive reactive energy 0.000 MVAh
40 QHr-_Pri The primary negative reactive energy 0.000 MVAh
5.2 Recording
5.2.1 Overview
PCS-931 provides the following recording functions:
1. Event recording

Date: 2013-09-07
5 Management
2. Disturbance recording
3. Present recording
All the recording information except waveform can be viewed on local LCD or by printing.
Waveform could only be printed or extracted with PCS-Explorer software tool and a waveform
analysis software.
5.2.2 Event Recording

5.2.2.1 Overview
The device can store the latest 1024 disturbance records, 1024 binary events, 1024 supervision
events, 256 control logs and 1024 device logs. All the records are stored in non-volatile memory,
and when the available space is exhausted, the oldest record is automatically overwritten by the
latest one.
5.2.2.2 Disturbance Records
When any protection element operates or drops off, such as fault detector, distance protection etc.,
they will be logged in event records.
5.2.2.3 Supervision Events
The device is under automatic supervision all the time. If there are any failure or abnormal
condition detected, such as, chip damaged, VT circuit failure and so on, it will be logged in event
records.
5.2.2.4 Binary Events
When there is a binary input is energized or de-energized, i.e., its state has changed from “0” to “1”
or from “1” to “0”, it will be logged in event records.
5.2.2.5 Control Logs
When the total number of control command records reaches 256, “Control_Logs” memory area
will be full. If the device receives a new control command now, the oldest control command record
will be deleted, and then the latest control command record will be stored and displayed.
5.2.2.6 Device Logs
If an operator implements some operations on the device, such as reboot protective device,
modify setting, etc., they will be logged in event records.
5.2.3 Disturbance Recording

5.2.3.1 Application
Disturbance records can be used to have a better understanding of the behavior of the power
network and related primary and secondary equipment during and after a disturbance. Analysis of
the recorded data provides valuable information that can be used to improve existing equipment.
This information can also be used when planning for and designing new installations.

Date: 2013-09-07
5 Management
5.2.3.2 Design
A disturbance record consists of fault record and fault waveform. The disturbance record can be
initiated by fault detector element, tripping element, reclosing element or configurable signal
[BI_TrigDFR].
5.2.3.3 Capacity and Information of Disturbance Records
The device can store up to 32 disturbance records with waveform in non-volatile memory. It is
based on first in first out queue that the oldest disturbance record will be overwritten by the latest
one.
For each disturbance record, the following items are included:
1. Sequence number
Each operation will be recorded with a sequence number in the record and displayed on LCD
screen.
2. Date and time of fault occurrence
The time resolution is 1ms using the relay internal clock synchronized via clock synchronized
device if connected. The date and time is recorded when a system fault is detected.
3. Relative operating time
An operating time (not including the operating time of output relays) is recorded in the record.
4. Faulty phase
5. Fault location
To get accurate result of fault location, the following settings shall be set correctly:
1) Positive-sequence line reactance [X1L]
2) Positive-sequence line resistance [R1L]
3) Zero-sequence line reactance [X0L]
4) Zero-sequence line resistance [R0L]
5) Zero-sequence line mutual reactance [X0M]
6) Zero-sequence line mutual resistance [R0M]
7) Line positive-sequence sensitive angle [phi1_Reach]
8) Line zero-sequence sensitive angle [ph0_Reach]
9) Line length in km [LineLength]
6. Protection elements
5.2.3.4 Capacity and Information of Fault Waveform
MON module can store 32 pieces of fault waveform oscillogram in non-volatile memory. If a new

Date: 2013-09-07
5 Management
fault occurs when 32 fault waveform have been stored, the oldest will be overwritten by the latest
one.
Each fault record consists of all analog and digital quantities related to protection, such as original
current and voltage, differential current, alarm elements, and binary inputs and etc.
Each time recording includes 12-cycle pre-fault waveform, and 250 cycles at least and 500 cycles
at most can be recorded. Each cycle waveform is high-frequency recording at a rate of 1200Hz (24
poingts per cycle).
5.2.4 Present Recording

Present recording is a waveform triggered manually on on the device′s LCD or remotely through
PCS-Explorer software. Recording content of present recording is same to that of disturbance
recording.
Each time recording includes 12-cycle waveform before triggering, and 250 cycles at most can be
recorded. Each cycle waveform is high-frequency recording at a rate of 1200Hz (24 poingts per
cycle).

Date: 2013-09-07
5 Management

Date: 2013-09-07
6 Hardware
6 Hardware
Table of Contents
6 Hardware .......................................................................................... 6-a
6.1 Overview .......................................................................................................... 6-1
6.2 Typical Wiring .................................................................................................. 6-4
6.2.1 Conventional CT/VT (For reference only) .......................................................................... 6-4
6.2.2 ECT/EVT (For reference only) ........................................................................................... 6-6
6.2.3 CT Requirement ................................................................................................................. 6-8
6.3 Plug-in Module Description ............................................................................ 6-9

6.3.1 PWR Plug-in Module (Power Supply) ................................................................................ 6-9
6.3.2 MON Plug-in Module (Monitor) ........................................................................................ 6-11
6.3.3 AI Plug-in Module (Analog Input) ..................................................................................... 6-13
6.3.4 DSP Plug-in Module (Logic Process) ............................................................................... 6-23
6.3.5 NET-DSP Plug-in Module (GOOSE and SV) ................................................................... 6-24
6.3.6 CH Plug-in Module (Fibre Optical Channel Interface) ...................................................... 6-25
6.3.7 BI Plug-in Module (Binary Input) ...................................................................................... 6-26
6.3.8 BO Plug-in Module (Binary Output) .................................................................................. 6-31
6.3.9 HMI Module...................................................................................................................... 6-33
List of Figures
Figure 6.1-1 Rear view of fixed module position ....................................................................6-1
Figure 6.1-2 Hardware diagram ................................................................................................6-2
Figure 6.1-3 Front view of PCS-931 ..........................................................................................6-3
Figure 6.1-4 Typical rear view of PCS-931 ...............................................................................6-4
Figure 6.2-1 Typical wiring of PCS-931 (conventional CT/VT) ...............................................6-5
Figure 6.2-2 Typical wiring of PCS-931 (ECT/EVT) .................................................................6-7
Figure 6.3-1 View of PWR plug-in module .............................................................................6-10
Figure 6.3-2 Output contacts of PWR plug-in module ..........................................................6-10

Date: 2013-09-07
6 Hardware
Figure 6.3-3 View of MON plug-in module .............................................................................6-12
Figure 6.3-4 Connection of communication terminal ...........................................................6-13
Figure 6.3-5 Schematic diagram of CT circuit automatically closed ...................................6-14
Figure 6.3-6 Current connection of AI plug-in module .........................................................6-15
Figure 6.3-7 Voltage connection 1 of AI plug-in module ......................................................6-16
Figure 6.3-8 Voltage connection 2 of AI plug-in module ......................................................6-16
Figure 6.3-9 View of AI plug-in module for one CT group input ..........................................6-17
Figure 6.3-10 Current connection of AI plug-in module .......................................................6-18
Figure 6.3-11 Voltage connection of AI plug-in module........................................................6-19
Figure 6.3-12 View of AI plug-in module for two CT group input ........................................6-19
Figure 6.3-13 Current connection of AI plug-in module .......................................................6-21
Figure 6.3-14 Voltage connection of AI plug-in module .......................................................6-21
Figure 6.3-15 View of AI plug-in module for two CT group input ........................................6-22
Figure 6.3-16 View of DSP plug-in module ............................................................................6-23
Figure 6.3-17 View of NET-DSP plug-in module ....................................................................6-24
Figure 6.3-18 View of CH plug-in module ..............................................................................6-25
Figure 6.3-19 Debouncing technique .....................................................................................6-26
Figure 6.3-20 View of BI plug-in module (NR1503) ...............................................................6-27
Figure 6.3-21 View of BI plug-in module (NR1504) ...............................................................6-28
Figure 6.3-22 View of BO plug-in module (NR1521A) ...........................................................6-31
Figure 6.3-23 View of BO plug-in module (NR1521C) ...........................................................6-32
Figure 6.3-24 View of BO plug-in module (NR1521F) ...........................................................6-33
List of Tables
Table 6.3-1 Terminal definition and description of PWR plug-in module ............................6-10
Table 6.3-2 Terminal definition of AI module .........................................................................6-17

Date: 2013-09-07
6 Hardware
6.1 Overview
PCS-931 adopts 32-bit microchip processor CPU produced by FREESCALE as control core for
management and monitoring function, meanwhile, adopts high-speed digital signal processor DSP
for all the protection calculation. 24 points are sampled in every cycle and parallel processing of
sampled data can be realized in each sampling interval to ensure ultrahigh reliability and safety of
the device.
PCS-931 is comprised of intelligent plug-in modules, except that few particular plug-in modules’
position cannot be changed in the whole device (gray plug-in modules as shown in Figure 6.1-1),
other plug-in modules like AI (analog input) and IO (binary input and binary output) can be flexibly
configured in the remaining slot positions.
MON module
PWR module
DSP module
DSP module
CH Module
BO module
BO module
BO module
BO module
AI module
BI module
BI module
Slot No.
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
Figure 6.1-1 Rear view of fixed module position
PCS-931 has 16 slots, PWR plug-in module, MON plug-in module, DSP plug-in module and CH
plug-in module are assigned at fixed slots.
Besides 5 fixed modules are shown in above figure, there are 12 slots can be flexibly configured.
AI plug-in module, BI plug-in module and BO plug-in module can be configured at position
between slot 02, 03 and 06~15. It should be pay attention that AI plug-in module will occupy two
slots.
This device is developed on the basis of our latest software and hardware platform, and the new
platform major characteristics are of high reliability, networking and great capability in
anti-interference. See Figure 6.1-2 for hardware diagram.

Date: 2013-09-07
6 Hardware
Output Relay
Binary Input
External
Protection
Conventional CT/VT A/D Calculation
DSP
ECVT
Fault
A/D Detector Pickup
DSP Relay
ECVT
ETHERNET
LCD +E
Clock SYN
Power
Uaux LED CPU
Supply
RJ45
Keypad
PRINT
Figure 6.1-2 Hardware diagram
The working process of the device is as shown in above figure: current and voltage from
conventional CT/VT are converted into small voltage signal and sent to DSP module after filtered
and A/D conversion for protection calculation and fault detector respectively (ECVT signal is sent
to the device without small signal and A/D convertion). When DSP module completes all the
protection calculation, the result will be recorded in 32-bit CPU on MON module. DSP module
carries out fault detector, protection logic calculation, tripping output, and MON module perfomes
SOE (sequence of event) record, waveform recording, printing, communication between the
device and SAS and communication between HMI and CPU. When fault detector detects a fault
and picks up, positive power supply for output relay is provided.
The items can be flexibly configured depending on the situations like sampling method of the
device (conventional CT/VT or ECT/EVT), and the mode of binary output (conventional binary
output or GOOSE binary output). The configurations for PCS-900 series based on microcomputer
are classified into standard and optional modules.
Table 6.1-1 PCS-931 module configuration
No. ID Module description Remark

1 NR1101/NR1102 Management and monitor module (MON module) standard
2 NR1401 Analog input module (AI module ) standard
3 NR1161 Protection calculation and fault detector module (DSP module) standard
4 NR1213 Protection communication channel module (CH module) standard

5 NR1503/NR1504 Binary input module (BI module) standard
6 NR1521 Binary output module (BO module) standard
7 NR1301 Power supply module (PWR module) standard

Date: 2013-09-07
6 Hardware
No. ID Module description Remark

GOOSE and SV from merging unit by IEC61850-9-2 (NET-DSP
8 NR1136 option
module)
9 Human machine interface module (HMI module) standard
 MON module provides functions like communication with SAS, event record, setting
management etc.
 AI module converts AC current and voltage from current transformers and voltage
transformers respectively to small voltage signal.
 DSP module performs filtering, sampling, protection calculation and fault detector calculation.
 CH module performs information exchange with the remote device through a dedicated
optical fibre channel, multiplex optical fibre channel or PLC channel.
 BI module provides binary inputs via opto-couplers with rating voltage among
24V/110V/125V/220V/250V (configurable).
 BO module provides output contacts for tripping, and signal output contact for annunciation
signal, remote signal, fault and disturbance signal, operation abnormal signal etc.
 PWR module converts DC 250/220/125/110V into various DC voltage levels for modules of
the device.
 HMI module is comprised of LCD, keypad, LED indicators and multiplex RJ45 ports for user
as human-machine interface.
 NET-DSP module receives and sends GOOSE messages, sampled values (SV) from
merging unit by IEC61850-9-2 protocol.
PCS-931 series is made of a 4U height 19” chassis for flush mounting. Components mounted on
its front include a 320×240 dot matrix LCD, a 9 button keypad, 20 LED indicators and a multiplex
RJ45 port. A monolithic micro controller is installed in the equipment for these functions.
Following figures show front and rear views of PCS-931 respectively.
1 11
HEALTHY PCS-931
2 12
ALARM LINE DIFFERENTIAL RELAY
3 13
4 14
GRP
5 15
6 16 ENT
ESC
7 17
8 18
9 19
10 20
Figure 6.1-3 Front view of PCS-931

Date: 2013-09-07
6 Hardware
20 LED indicators are, from top to bottom, operation (HEALTHY), self-supervision (ALARM),
others are configurable.
For the 9-button keypad, “ENT” is “enter”, “GRP” is “group number” and “ESC” is “escape”.
NR1102 NR1401 NR1161 NR1213 NR1161 NR1504 NR1504 NR1521 NR1521 NR1521 NR1521 NR1301
5V OK ALM
TX
BO_ALM BO_FAIL
RX
ON
TX
OFF
RX
DANGER
1 BO_COM1
2 BO_FAIL
3 BO_ALM
4 BO_COM2
5 BO_FAIL
6 BO_ALM
7 OPTO+
8 OPTO-
9
10 PWR+
11 PWR-
12 GND
Figure 6.1-4 Typical rear view of PCS-931
6.2 Typical Wiring

6.2.1 Conventional CT/VT (For reference only)
NR1102 NR1401 NR1161 NR1213 NR1161 NR1504 NR1521A NR1521C NR1521C NR1521F NR1301
MON module
PWR module
DSP module
DSP module
CH Module
BO module
BO module
BO module
BO module
AI module
BI module
Slot No.
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
The following typical wiring is given based on above hardware configuration

Date: 2013-09-07
6 Hardware
Power supply supervision 0801

CH-TX
CH-RX BI_01 + 0802

Dedicated Channel
*BI plug-in module can be independent common terminal

Or or
Telecom Equipment
…
CH-TX
CH-RX BI_06 + 0807
Fibre Optic Not used 0808

FC/PC Type (Rear)
BI_07 + 0809
0201
0202 Ia
…
0203
0204 Ib BI_12 + 0814
0205
To parallel line Ic Not used 0815
0206
0207 BI_13 + 0816
From parallel line 0208 IM0
…
0213
Protection Voltage
0214 Ua BI_18 + 0821

0215
Ub - 0822
0216
0217
Uc 1101
Controlled by fault
0218
detector element
BO_01 1102
1103
0219
Synchronism Voltage
BO_02 1104
0220 UB1
…
1121
0221 BO_11
UL2 1122
0222
0223
1201
Signal Binary Output
0224 UB2
BO_01 1202
1203
PWR+ P110 BO_02
External DC power Power 1204
…
supply P111 Supply 1221

PWR-
P107 BO_11 1222
OPTO+
Power supply for
opto-coupler (24V) P108
OPTO- 1301
P102 BO_01 1302

BO_FAIL
(option)
P103 BO_ALM 1303

P101 BO_02 1304
COM
…
P105 BO_FAIL 1321

P106 BO_11 1322
BO_ALM
P104 COM
1501
A 0101 BO_CtrlOpn1 1502
cable with single point earthing
To the screen of other coaxial
Signal Binary Output (option)
B 0102
COM
1503
SGND 0103 BO_CtrlCls1 1504
0104
…
SYN+ 0101 1517

Clock SYN
BO_CtrlOpn5 1518
SYN- 0102
SGND 0103 1519
BO_CtrlCls5 1520
0104
1521
PRINTER
RTS 0105 BO_Ctrl 1522

PRINT
TXD 0106
Multiplex P112
SGND 0107 RJ45 (Front)
0225
Grounding
Bus
Figure 6.2-1 Typical wiring of PCS-931 (conventional CT/VT)

Date: 2013-09-07
6 Hardware
PCS-931 (conventional CT/VT and conventional binary input and binary output)
Slot No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
Module ID NR1102 NR1401 NR1161 NR1213 NR1504 NR1504 NR1521 NR1521 NR1521 NR1521 NR1301
MON AI DSP CH BI BI BO BO BO BO PWR
PCS-931 (conventional CT/VT and GOOSE binary input and binary output)
Slot No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
Module ID NR1102 NR1401 NR1161 NR1213 NR1136 NR1504 NR1301

NET-
MON AI DSP CH BI PWR
DSP
6.2.2 ECT/EVT (For reference only)
NR1102 NR1161 NR1213 NR1161 NR1136 NR1503 NR1521A NR1521C NR1301
NET-DSP Module
MON module
PWR module
DSP module
DSP module
CH Module
BO module
BO module
BI module
Slot No.
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
The following typical wiring is given based on above hardware configuration

Date: 2013-09-07
6 Hardware
CH-TX BI_01 + 0801
*BI plug-in module can be common negative

- 0802
CH-RX
Dedicated Channel
Or or BI_02 + 0803
Telecom Equipment
CH-TX - 0804
terminal
CH-RX BI_03 + 0805
Fibre Optic FC/PC Type (Rear) - 0806
…
BI_11 + 0821
Phase A RX
FO interface for SV channel

SV from
ECT/EVT - 0822
MU
Phase B
(LC Type)
Up to 8
Phase C TX 1101
Controlled by fault
detector element
BO_01 1102
…
1103
BO_02 1104
…
1121
BO_11 1122
PWR+ P110
External DC power Power
1201

supply P111 Supply
PWR- BO_01 1202
OPTO+ P107
Power supply for 1203
opto-coupler (24V) P108 BO_02 1204
OPTO-
…
1221
P102 BO_FAIL BO_11 1222
P103 BO_ALM
P101 COM 1501
P105 BO_FAIL BO_CtrlOpn1 1502
P106
Signal Binary Output (option)
BO_ALM 1503
P104 COM BO_CtrlCls1 1504
…
A 0101
B 0102 1517
COM
BO_CtrlOpn5 1518
SGND 0103
0104 1519
BO_CtrlCls5 1520
SYN+ 0101 1521
Clock SYN
SYN- 0102 BO_Ctrl 1522

SGND 0103
0104 IRIG-B
PRINTER
RTS 0105
PRINT
P112
TXD 0106
Multiplex
SGND 0107 RJ45 (Front) 0225 Grounding
Bus
Figure 6.2-2 Typical wiring of PCS-931 (ECT/EVT)
PCS-902 ECT/EVT, GOOSE binary input and binary output
Slot No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
Module ID NR1102 NR1161 NR1213 NR1136 NR1504 NR1301

NET-
MON DSP CH BI PWR
DSP
PCS-902 ECT/EVT, conventional binary input and binary output
Slot No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 P1
Module ID NR1102 NR1161 NR1213 NR1136 NR1504 NR1504 NR1521 NR1521 NR1521 NR1521 NR1301
NET-
MON DSP CH BI BI BO BO BO BO PWR
DSP

Date: 2013-09-07
6 Hardware
In the protection system adopting electronic current and voltage transformer (ECT/EVT), the
merging unit will merge the sample data from ECT/EVT, and then send it to the device through
multi-mode optical fibre. DSP module receives the data from merging unit through the optical-fibre
interface to complete the protection calculation and fault detector.
The difference between the hardware platform based on ECT/EVT and the hardware platform
based on conventional CT/VT lies in the receiving module of sampled values only, and the device
receives the sampled value from merging unit through multi-mode optical fibre.
6.2.3 CT Requirement
-Rated primary current Ipn:
According to the rated current or maximum load current of primary apparatus.
-Rated continuous thermal current Icth:
According to the maximum load current.
-Rated short-time thermal current Ith and rated dynamic current Idyn:
According to the maximum fault current.
-Rated secondary current Isn
-Accuracy limit factor Kalf:
Ipn Rated primary current (amps)

Icth Rated continuous thermal current (amps)
Ith Rated short-time thermal current (amps)
Idyn Rated dynamic current (amps)
Isn Rated secondary current (amps)
Kalf Accuracy limit factor ()Kalf=Ipal/Ipn
IPal Rated accuracy limit primary current (amps)
Performance verification
Esl > Esl′
Rated secondary limiting e.m.f (volts)

Esl
Esl = kalf×Isn×(Rct+Rbn)
Kalf Accuracy limit factor (Kalf=Ipal/Ipn)
IPal Rated accuracy limit primary current (amps)
Rct Current transformer secondary winding resistance. (ohms)
Rated resistance burden (ohms)
Rbn
Rbn=Sbn/Isn2
Sbn Rated burden (VAs)
Esl′ Required secondary limiting e.m.f (volts)

Date: 2013-09-07
6 Hardware
Esl′ = k×Ipcf ×Isn×(Rct+Rb)/Ipn

k stability factor = 2
Protective checking factor current (amps)
Ipcf
Same as the maximum prospective fault current
Rct Current transformer secondary winding resistance. (ohms)
Real resistance burden (ohms)
Rb
Rb=Rr+2×RL+Rc
Rc Contact resistance, 0.05-0.1 ohm (ohms)
RL Resistance of a single lead from relay to current transformer (ohms)
Rr Impedance of relay phase current input (ohms)
For example:
1. Kalf=30, Isn=5A, Rct=1ohm, Sbn=60VA
Esl = kalf×Isn×(Rct+Rbn) = kalf×Isn×(Rct+ Sbn/Isn2)
= 30×5×(1+60/25)=510V
2. Ipcf=40000A, RL=0.5ohm, Rr=0.1ohm, Rc=0.1ohm, Ipn=2000A
Esl′ = 2×Ipcf×Isn×(Rct+Rb)/Ipn
= 2×Ipcf ×Isn×(Rct+(Rr+2×RL+Rc))/Ipn
= 2×40000×5×(1+(0.1+2×0.5+0.1))/2000=440V
Thus, Esl > Esl′
6.3 Plug-in Module Description

The device consists of PWR plug-in module, MON plug-in module, DSP plug-in module, AI plug-in
module, BI plug-in module, BO plug-in module, CH plug-in module and NET-DSP plug-in module.
Terminal definitions and application of each plug-in module are introduced as follows.
6.3.1 PWR Plug-in Module (Power Supply)

PWR module is a DC/DC converter with electrical insulation between input and output. It has an
input voltage range as described in Chapter 2 “Technical Data”. The standardized output voltages
are +5V and +24V DC. The tolerances of the output voltages are continuously monitored.
The +5V DC output provides power supply for all the electrical elements that need +5V DC power
supply in this device.
The use of an external miniature circuit breaker is recommended. The miniature circuit breaker
must be in the on position when the device is in operation and in the off position when the device is
in cold reserve.
A 12-pin connector is fixed on PWR module. The terminal definition of the connector is described

Date: 2013-09-07
6 Hardware
as below.
NR1301
5V OK ALM
BO_ALM BO_FAIL
ON
OFF
1 BO_COM1
2 BO_FAIL
3 BO_ALM
4 BO_COM2
5 BO_FAIL
6 BO_ALM
7 OPTO+
8 OPTO-
9
10 PWR+
11 PWR-
12 GND
Figure 6.3-1 View of PWR plug-in module
The power switch in the dotted box of above figure maybe is not existed.
01
BO_FAIL
02
BO_ALM
03
04
BO_FAIL
05
BO_ALM
06
Figure 6.3-2 Output contacts of PWR plug-in module
Terminal definition and description is shown as follows:
Table 6.3-1 Terminal definition and description of PWR plug-in module
Terminal No. Symbol Description
01 BO_COM1 Common terminal 1
02 BO_FAIL Device failure output 1 (01-02, NC)
03 BO_ALM Device abnormality alarm output 1 (01-03, NO)
04 BO_COM2 Common terminal 2
05 BO_FAIL Device failure output 2 (04-05, NC)

Date: 2013-09-07
6 Hardware
06 BO_ALM Device abnormality alarm output 2 (04-06, NO)
07 OPTO+ Positive power supply for BI module (24V)
08 OPTO- Negative power supply for BI module (24V)
09 Blank Not used
10 PWR+ Positive input of power supply for the device (250V/220V/125V/110V)
11 PWR- Negative input of power supply for the device (250V/220V/125V/110V)
12 GND Grounded connection of the power supply
Note!
The standard rated voltage of PWR module is self-adaptive to 88~300 Vdc. If input voltage
is out of range, an alarm signal (Fail_Device) will be issued. For non-standard rated
voltage power supply module please specify when place order, and check if the rated
voltage of power supply module is the same as the voltage of power source before the
device being put into service.
PWR module provides terminal 12 and grounding screw for device grounding. Terminal 12
shall be connected to grounding screw and then connected to the earth copper bar of
panel via dedicated grounding wire.
Effective grounding is the most important measure for a device to prevent EMI, so effective
grounding must be ensured before the device is put into service.
PCS-931, like almost all electronic relays, contains electrolytic capacitors. These
capacitors are well known to be subject to deterioration over time if voltage is not applied
periodically. Deterioration can be avoided by powering the relays up once a year.
6.3.2 MON Plug-in Module (Monitor)

MON module consists of high-performance built-in processor, FLASH, SRAM, SDRAM, Ethernet
controller and other peripherals. Its functions include management of the complete device, human
machine interface, communication and waveform recording etc.
MON module uses the internal bus to receive the data from other modules of the device. It
communicates with the LCD module by RS-485 bus. This module comprises 100BaseT Ethernet
interfaces, RS-485 communication interfaces that exchange information with above system by
using IEC 61850, PPS/IRIG-B differential time synchronization interface and RS-232 printing
interface.
Modules with various combinations of memory and interface are available as shown in the table
below.

Date: 2013-09-07
6 Hardware
NR1102D NR1102I NR1101E
TX
ETHERNET ETHERNET
RX
TX
RX
ETHERNET
Figure 6.3-3 View of MON plug-in module
Module ID Memory Interface Terminal No. Usage Physical Layer

4 RJ45 Ethernet To SCADA
01 SYN+
02 SYN- To clock Twisted pair wire
RS-485
03 SGND synchronization
NR1102D 128M DDR
04
05 RTS
RS-232 06 TXD To printer Cable
07 SGND
2 RJ45 Ethernet To SCADA Twisted pair wire
2 FO Ethernet To SCADA Optical fibre ST
01 SYN+
02 SYN- To clock
RS-485 Twisted pair wire
NR1102I 128M DDR 03 SGND synchronization
04
05 RTS
07 SGND
2 RJ45 Ethernet To SCADA
01 A
NR1101E 128M DDR Twisted pair wire
RS-485 02 B To SCADA
03 SGND

Date: 2013-09-07
6 Hardware
04
05 A
06 B
RS-485 To SCADA
07 SGND
08
09 SYN+
10 SYN- To clock
RS-485
11 SGND synchronization
12
13 RTS
15 SGND
16
The correct connection is shown in Figure 6.3-4. Generally, the shielded cable with two pairs of
twisted pairs inside shall be applied. One pair of the twisted pairs are respectively used to connect
the “+” and “–” terminals of difference signal. The other pair of twisted pairs are used to connect
the signal ground of the communication interface. The module reserves a free terminal for all the
communication ports. The free terminal has no connection with any signal of the device, and it is
used to connect the external shields of the cable when connecting multiple devices in series. The
external shield of the cable shall be grounded at one of the ends only.
Twisted pair wire

A 01
B 02
COM
SGND 03
04
Twisted pair wire

SYN+ 01
Clock SYN
SYN- 02
SGND 03
04
Cable
RTS 05
PRINT
TXD 06
SGND 07
Figure 6.3-4 Connection of communication terminal
6.3.3 AI Plug-in Module (Analog Input)

AI module is applicable for power plant or substation with conventional VT and CT. It is assigned to
slot numbers 02 and 03. However, the module is not required if the device is used with ECT/EVT.
For AI module, if the plug is not put in the socket, external CT circuit is closed itself. Just shown as
below.

Date: 2013-09-07
6 Hardware
Plug
Socket
In
Out
plug is not put in the socket
In
Out
Put the plug in the socket
Figure 6.3-5 Schematic diagram of CT circuit automatically closed
There are two types of AI module with rating 5 A or 1 A. Please declare which kind of AI module is
needed before ordering. Maximum linear range of the current converter is 40In.
1. One CT group input without synchronism voltage switchover
For one CT group input, three phase currents (Ia, Ib and Ic) and residual current from parallel line
(for mutual compensation) are input to AI module separately. Terminal 01, 03, 05 and 07 are
polarity marks. It is assumed that polarity mark of CT installed on line is at line side.
Three phase voltages (Ua, Ub, and Uc) for protection calculation and one synchronism voltage are
input to AI module. The synchronism voltage could be any phase-to-ground voltage or
phase-to-phase voltage.
If the auto-reclosing is enabled but synchronism check is not required, the synchronism voltage
should be disconnected.

Date: 2013-09-07
6 Hardware
P2 S2 P2 S2
P1 S1 P1 S1
02 01 02 01
04 03 04 03
06 05 06 05
08 07 08 07
Figure 6.3-6 Current connection of AI plug-in module
In order to accurately locate the fault for parallel lines arrangement, residual current from parallel
line is required to be connected to the device to eliminate the mutual effect between the parallel
lines. Otherwise, residual current from parallel line is not necessary.
Relevant description about parallel line to refer to section “Fault Location”.

Date: 2013-09-07
6 Hardware
13 14
15 16
17 18
19 20
Figure 6.3-7 Voltage connection 1 of AI plug-in module
13 14
15 16
17 18
19 20
Figure 6.3-8 Voltage connection 2 of AI plug-in module

Date: 2013-09-07
6 Hardware
Ia 01 Ian 02
NR1401
Ib 03 Ibn 04
Ic 05 Icn 06
IM0 07 IM0n 08
09 10
11 12
Ua 13 Uan 14
Ub 15 Ubn 16
Uc 17 Ucn 18
Us 19 Usn 20
21 22
23 24
Figure 6.3-9 View of AI plug-in module for one CT group input
Table 6.3-2 lists the terminal number and definition of AI module.
Table 6.3-2 Terminal definition of AI module
Terminal No. Definition Definition

01 Ia The current of A-phase (Polarity mark)
02 Ian The current of A-phase
03 Ib The current of B-phase (Polarity mark)
04 Ibn The current of B-phase
05 Ic The current of C-phase (Polarity mark)
06 Icn The current of C-phase
07 IM0 Residual current of parallel line (Polarity mark)
08 IM0n Residual current of parallel line
09 Reserve
10 Reserve
11 Reserve
12 Reserve
13 Ua The voltage of A-phase (Polarity mark)
14 Uan The voltage of A-phase
15 Ub The voltage of B-phase (Polarity mark)
16 Ubn The voltage of B-phase
17 Uc The voltage of C-phase (Polarity mark)
18 Ucn The voltage of C-phase
19 Us Synchronism voltage (Polarity mark)
20 Usn Synchronism voltage

Date: 2013-09-07
6 Hardware

21 Reserve
22 Reserve
23 Reserve
24 Reserve
25 GND Ground
2. Two CT groups input with synchronism voltage switchover
For two circuit breakers configuration with two CT groups input, three phase currents
corresponding to CB1 and CB2 respectively (Ia1, Ib1, Ic1 and Ia2, Ib2, Ic2) are input to AI module.
Terminal 01, 03, 05, 07, 09 and 11 are polarity marks. It is assumed that polarity mark of CT
installed on line is at line side.
Three phase voltages (Ua, Ub, and Uc) are input to AI module. UB1, UB2 and UL2 are the
synchronism voltage from bus VT and line VT used for synchrocheck, it could be any
phase-to-ground voltage or phase-to-phase voltage. The device can automatically switch
synchronism voltage according to auxiliary contact of CB position or DS position.
P2 P1 P1 P2 A
S2 S1 S1 S2 C
02 01
04 03
06 05
08 07
10 09
12 11

Date: 2013-09-07
6 Hardware
A B C A B C
13 14
15 16
17 18
19 20
21 22
23 24
Figure 6.3-11 Voltage connection of AI plug-in module
Ia1 01 Ia1n 02
NR1401
Ib1 03 Ib1n 04
Ic1 05 Ic1n 06
Ia2 07 Ia2n 08
Ib2 09 Ib2n 10
Ic2 11 Ic2n 12
Ua 13 Uan 14
Ub 15 Ubn 16
Uc 17 Ucn 18
UB1 19 UB1n 20
UL2 21 UL2n 22
UB2 23 UB2n 24
Figure 6.3-12 View of AI plug-in module for two CT group input

Date: 2013-09-07
6 Hardware

01 Ia1 The current of A-phase (Polarity mark)
02 Ia1n The current of A-phase
03 Ib1 The current of B-phase (Polarity mark)
04 Ib1n The current of B-phase
05 Ic1 The current of C-phase (Polarity mark)
06 Ic1n The current of C-phase
19 UB1 The voltage of bus 1 (Polarity mark)
20 UB1n The voltage of bus 1
21 UL2 The voltage of line 2 (Polarity mark)
22 UL2n The voltage of line 2
23 UB2 The voltage of bus 2 (Polarity mark)
24 UB2n The voltage of bus 2
25 GND Ground
3. Two CT groups input without synchronism voltage switchover
For two circuit breakers configuration with two CT groups input, three phase currents
corresponding to CB1 and CB2 respectively (Ia1, Ib1, Ic1 and Ia2, Ib2, Ic2), and residual current
from parallel line (for mutual compensation) are input to AI module. Terminal 01, 03, 05, 07, 09, 11
and 13 are polarity marks. It is assumed that polarity mark of CT installed on line is at line side.
Three phase voltages (Ua, Ub, and Uc) for protection calculation and one synchronism voltage are
input to AI module. The synchronism voltage could be any phase-to-ground voltage or
phase-to-phase voltage.

Date: 2013-09-07
6 Hardware
P2 P1 P1 P2 A
S2 S1 S1 S2 C
02 01
04 03
06 05
08 07
10 09
12 11
To parallel line
14 13
From parallel line
A B C A B C
15 16
17 18
19 20
21 22
23 24
Figure 6.3-14 Voltage connection of AI plug-in module

Date: 2013-09-07
6 Hardware
Ia1 01 Ia1n 02
NR1401
Ib1 03 Ib1n 04
Ic1 05 Ic1n 06
Ia2 07 Ia2n 08
Ib2 09 Ib2n 10
Ic2 11 Ic2n 12
IM0 13 IM0n 14
Ua 15 Uan 16
Ub 17 Ubn 18
Uc 19 Ucn 20
Us 21 Usn 22
23 24
Figure 6.3-15 View of AI plug-in module for two CT group input

13 IM0 Residual current of parallel line (Polarity mark)
14 IM0n Residual current of parallel line

Date: 2013-09-07
6 Hardware

21 Us Synchronism voltage (Polarity mark)
22 Usn Synchronism voltage
23 Reserve
24 Reserve
25 GND Ground
6.3.4 DSP Plug-in Module (Logic Process)
NR1161
Figure 6.3-16 View of DSP plug-in module
This device can be equipped with 2 DSP plug-in modules at most and 1 DSP plug-in module at
least. The default DSP plug-in module is necessary, which mainly is responsible for protection
function including fault detector and protection calculation.
The default module consists of high-performance double DSP (digital signal processor),16-digit
high-accuracy ADC that can perform synchronous sampling and manage other peripherals. One
of double DSP is responsible for protection calculation, and can fulfill analog data acquisition,
protection logic calculation and tripping output. The other is responsible for fault detector, and can
fulfill analog data acquisition, fault detector and providing power supply to output relay.
When the module is connected with conventional CT/VT, it can perform the synchronous data
acquisition through AI plug-in module. When the module is connected with ECT/EVT, it can
receive the real-time synchronous sampled value from merging unit through NET-DSP plug-in
module.
The other module is optional and it is not required unless control and manual closing with

Date: 2013-09-07
6 Hardware
synchronism check are equppied with this device. The default DSP plug-in module is fixed at slot
04 and the option DSP plug-in module is fixed at slot 06.
6.3.5 NET-DSP Plug-in Module (GOOSE and SV)
NR1136A NR1136C
RX
Figure 6.3-17 View of NET-DSP plug-in module
This module consists of high-performance DSP (digital signal processor), 2~8 100Mbit/s
optical-fibre interface (LC type) and selectable IRIG-B interface (ST type). It supports GOOSE and
SV by IEC 61850-9-2 protocols. It can receive and send GOOSE messages to intelligent control
device, and receive SV from MU (merging unit).
This module supports IEEE1588 network time protocol, E2E and P2P defined in IEEE1588
protocol can be selected.This module supports Ethernet IEEE802.3 time adjustment message
format, UDP time adjustment message format and GMRP.

Date: 2013-09-07
6 Hardware
6.3.6 CH Plug-in Module (Fibre Optical Channel Interface)
NR1213 NR1213 NR1213 NR1213

NR1214 NR1214
TX TX TX TX
RX RX RX RX
TX TX
RX RX TX1 TX1
RX1 RX1
TX1
RX1
NR1213A NR1213A-100 NR1213B NR1213B-100 NR1214A NR1214B
Figure 6.3-18 View of CH plug-in module
Type Wavelength Application

NR1213A 1310nm Single-mode, single channel, transmission distance <40 km
NR1213A-100 1550nm Single-mode, single channel, transmission distance <100 km
NR1213B 1310nm Single-mode, dual channels, transmission distance <40 km
NR1213B-100 1550nm Single-mode, dual channels, transmission distance <100 km
NR1214A 830nm Multi-mode, single channel, transmission distance <2 km
NR1214B 830nm Multi-mode, dual channels, transmission distance <2 km
PCS-931 series can exchange information with the device at the remote end through a dedicated
optical fibre channel or multiplex channel. The module transmits and receives optical signal using
FC/PC or ST optical connector.
The parameters are shown as follows:
Item Type1 Type2 Type3

Fiber Optic Single mode, Rec.G652 Single mode, Rec.G652 Multi mode, Rec.G652
Wavelength 1310nm 1550nm 830nm
Transmission power -13.0±3.0 dBm -5.0 dBm±3.0 dBm -12dBm~-20 dBm
Receiving sensitivity Min.-37 dBm Min.-36 dBm Min.-30 dBm
Transmission distance Max.40 km Max.100 km Max.2 km
Optical overload point Min.-3 dBm Min.-3 dBm Min.-8 dBm

Date: 2013-09-07
6 Hardware
Note!
When using dedicated optical fibre channel, if the transmission distance is longer than
50km, the transmitted power may be enchanced to ensure received power larger than
receiving sensitivity. Please notify supplier before ordering and it will be considered as
special project using 1550nm laser diode.
When using multiplex channel, the sending power of the device is fixed.
When using channel multiplexing equipment, the parameters are shown as follows:
1. Channel type: digital optical fibre or digital microwave.
2. Interface standard: 2048kbit/s E1
The device′s requirements on the channel are shown as follows:
1. The routine of both direction shall be same to each other, so the time delays of both direction
are the same.
2. The maximum one-way channel propagation delay shall be less than 15 ms.
6.3.7 BI Plug-in Module (Binary Input)

There are two kinds of BI modules available, NR1503 and NR1504. Up to 3 BI modules can be
equipped with one device. The rated voltage can be selected to be 110V/125V, 220V/250V. The
well-designed debouncing technique is adopted in this device, and the state change of binary input
within “Debouncing time” will be ignored. As shown in Figure 6.3-19.
Figure 6.3-19 Debouncing technique
Each BI module is with a 22-pin connector for 11 binary inputs (NR1503) or 18 binary inputs
(NR1504).
For NR1503, each binary input has independent negative power input of opto-coupler, and can be

Date: 2013-09-07
6 Hardware
configurable. The terminal definition of the connector of BI plug-in module is described as below.
[BI_n] (n=01, 02,…,11 can be configured as a specified binary input by PCS-Explorer software.)
BI_01 01
NR1503 Opto01- 02
BI_02 03
Opto02- 04
BI_03 05
Opto03- 06
BI_04 07
Opto04- 08
BI_05 09
Opto05- 10
BI_06 11
Opto06- 12
BI_07 13
Opto07- 14
BI_08 15
Opto08- 16
BI_09 17
Opto09- 18
BI_10 19
Opto10- 20
BI_11 21
Opto11- 22
Figure 6.3-20 View of BI plug-in module (NR1503)
Terminal description for NR 1503 is shown as follows.

01 BI_01 Configurable binary input 1
02 Opto01- Negative supply of configurable binary input 1

Date: 2013-09-07
6 Hardware

For NR1504, all binary inputs share one common negative power input, and is configurable. The
terminal definition of the connector of BI plug-in module is described as below. [BI_n] (n=01,
02,…,18 can be configured as a specified binary input by PCS-Explorer software.)
Opto+ 01
NR1504 BI_01 02
BI_02 03
BI_03 04
BI_04 05
BI_05 06
BI_06 07
08
BI_07 09
BI_08 10
BI_09 11
BI_10 12
BI_11 13
BI_12 14
15
BI_13 16
BI_14 17
BI_15 18
BI_16 19
BI_17 20
BI_18 21
COM- 22
Figure 6.3-21 View of BI plug-in module (NR1504)
Terminal description for NR1504 is shown as follows.

01 Opto+ Positive supply of power supply of the module
08 Blank Not used

Date: 2013-09-07
6 Hardware

15 Blank Not used
22 COM- Common terminal of negative supply of binary inputs
First four binary signals (BI_01, BI_02, BI_03, BI_04) in first BI plug-in module are fixed, they are
[BI_TimeSyn], [BI_Print], [BI_Maintenance] and [BI_RstTarg] respectively.
1. Binary input: [BI_TimeSyn]
It is used to receive clock synchronization signal from clock synchronization device, the binary
input [BI_TimeSyn] will change from “0” to “1” once pulse signal is received. When the device
adopts “Conventional” mode as clock synchronization mode (refer to section “Communication
Settings”), the device can receives PPM (pulse per minute) and PPS (pulse per second). If the
setting [Opt_TimeSyn] is set as other values, this binary input is invalid.
2. Binary input: [BI_Print]
It is used to manually trigger printing latest report when the equipment is configured as manual
printing mode by logic setting [En_AutoPrint]=0. The printer button is located on the panel usually.
If the equipment is configured as automatic printing mode ([En_AutoPrint]=1), report will be printed
automatically as soon as it is formed.
3. Binary input: [BI_Maintenance]
It is used to block communication export when this binary input is energized. During device
maintenance or testing, this binary input is then energized not to send reports via communication
port, local display and printing still work as usual. This binary input should be de-energized when
the device is restored back to normal.
The application of the binary input [BI_Maintenance] for digital substation communication adopting
IEC61850 protocol is given as follows.
1) Processing mechanism for MMS (Manufacturing Message Specification) message
a) The protection device should send the state of this binary input to client.
b) When this binary input is energized, the bit “Test” of quality (Q) in the sent message
changes to “1”.
c) When this binary input is energized, the client cannot control the isolator link and circuit

Date: 2013-09-07
6 Hardware
breaker, modify settings and switch setting group remotely.
d) According to the value of the bit “Test” of quality (Q) in the message sent, the client
discriminate whether this message is maintenance message, and then deal with it
correspondingly. If the message is the maintenance message, the content of the message
will not be displayed on real-time message window, audio alarm not issued, but the picture
is refreshed so as to ensure that the state of the picture is in step with the actual state. The
maintenance message will be stored, and can be inquired, in independent window.
2) Processing mechanism for GOOSE message
a) When this binary input is energized, the bit “Test” in the GOOSE message sent by the
protection device changes to “1”.
b) For the receiving end of GOOSE message, it will compare the value of the bit “Test” in the
GOOSE message received by it with the state of its own binary input (i..e
[BI_Maintenance]), the message will be thought as invalid unless they are conformable.
3) Processing mechanism for SV (Sampling Value) message
a) When this binary input of merging unit is energized, the bit “Test” of quality (Q) of sampling
data in the SV message sent change “1”.
b) For the receiving end of SV message, if the value of bit “Test” of quality (Q) of sampling
data in the SV message received is “1”, the relevant protection functions will be disabled,
but under maintenance state, the protection device should calculate and display the
magnitude of sampling data.
c) For duplicated protection function configurations, all merging units of control module
configured to receive sampling should be also duplicated. Both dual protection devices
and dual merging units should be fully independent each other, and one of them is in
maintenance state will not affect the normal operation of the other.
4. Binary input: [BI_RstTarg]
It is used to reset latching signal relay and LCD displaying. The reset is done by pressing a button
on the panel.
Note!
The rated voltage of binary input is optional: 110V, 125V, 220V or 250V, which must be
specified when placed order. It is necessary to check whether the rated voltage of BI
module complies with site DC supply rating before put the relay in service.
There three binary signals are fixed for measurement functions, they are [BI_Rmt/Loc],
[BI_ManSynCls] and [BI_ManOpen] respectively.
5. Binary input: [BI_Rmt/Loc]
It is used to select the remote control or the local control.

Date: 2013-09-07
6 Hardware
“1”: the remote control, all the binary outputs can only be remotely controlled by SCADA or control
centers.
“0” the local control, each binary output can only be applied to open/close CB/DS/ES locally. Each
binary output can also be applied issue a signal locally.
6. Binary input: [BI_ManSynCls]
When the device is under local control condition (i.e. [BI_Rmt/Loc] is de-energized), the manual
synchronism check for closing circuit breaker will be initiated if it is energized.
7. Binary input: [BI_ManOpen]
When the device is under local control condition (i.e. [BI_Rmt/Loc] is de-energized), the manual
control for open circuit breaker will be initiated if it is energized.
6.3.8 BO Plug-in Module (Binary Output)

Three standard binary output modules, NR1521A and NR1521C, and one optional binary output
module, NR1521F, can be selected. The contacts provided by NR1521A, NR1521C and NR1521F
are all normally open (NO) contacts. Output contact can be configured as a specified tripping
output contact and a signal output contact respectively by PCS-Explorer software according to
user requirement.
NR1521A can provide 11 output contacts controlled by fault detector.
01
BO_01
NR1521A 02
03
BO_02
04
05
BO_03
06
07
BO_04
08
09
BO_05
10
11
BO_06
12
13
BO_07
14
15
BO_08
16
17
BO_09
18
19
BO_10
20
21
BO_11
22
Figure 6.3-22 View of BO plug-in module (NR1521A)
NR1521C can provide 11 output contacts without controlled by fault detector.

Date: 2013-09-07
6 Hardware
01
BO_01
NR1521C 02
03
BO_02
04
05
BO_03
06
07
BO_04
08
09
BO_05
10
11
BO_06
12
13
BO_07
14
15
BO_08
16
17
BO_09
18
19
BO_10
20
21
BO_11
22
Figure 6.3-23 View of BO plug-in module (NR1521C)
BO plug-in module (NR1521F) is dedicatedly for remote/manual open or closing to circuit breaker,
disconnector and earth switch. 5 pairs of binary outputs (one for open and the other for closing)
can be provided by this BO plug-in module configured in slot 15 if measurement and control
function is equipped with the device. Up to 10 pairs of binary outputs can be provided by two BO
plug-in modules that can be configured in slot 14 and 15 respectively. (BO plug-in module
configured in slot 14 is optional if open or closing contacts is not enough)
A normally open contact is presented via terminal 21-22 designated as ROS (i.e. remote operation
signal). Whenever any of binary output contacts for open or closing is closed, ROS contact will
close to issue a signal indicating that this device is undergoing a remote operation.
BO plug-in module (NR1521F) is displayed as shown in the following figure.

Date: 2013-09-07
6 Hardware
01
BO_CtrlOpn01
NR1521F 02
03
BO_CtrlCls01
04
05
BO_CtrlOpn02
06
07
BO_CtrlCls02
08
09
BO_CtrlOpn03
10
11
BO_CtrlCls03
12
13
BO_CtrlOpn04
14
15
BO_CtrlCls04
16
17
BO_CtrlOpn05
18
19
BO_CtrlCls05
20
21
BO_Ctrl
22
Figure 6.3-24 View of BO plug-in module (NR1521F)
6.3.9 HMI Module

The display panel consists of liquid crystal display module, keyboard, LED and ARM processor.
The functions of ARM processor include display control of the liquid crystal display module,
keyboard processing, and exchanging data with the CPU through LAN port etc. The liquid crystal
display module is a high-performance grand liquid crystal panel with soft back lighting, which has a
user-friendly interface and an extensive display range.

Date: 2013-09-07
6 Hardware

Date: 2013-09-07
7 Settings
7 Settings
Table of Contents
7 Settings .............................................................................................. 7-a
7.1 Communication Settings ................................................................................ 7-1
7.1.1 Setting Description............................................................................................................... 7-2
7.1.2 Access Path ......................................................................................................................... 7-6
7.2 System Settings .............................................................................................. 7-6

7.2.2 Access Path ......................................................................................................................... 7-7
7.3 Device Settings ............................................................................................... 7-7

7.3.2 Access Path ......................................................................................................................... 7-8
7.4 Protection Settings ......................................................................................... 7-8

7.4.2 Access Path ....................................................................................................................... 7-28
7.5 Logic Link Settings ....................................................................................... 7-28

7.5.1 Setting Description............................................................................................................. 7-29
7.5.2 Access Path ....................................................................................................................... 7-29
7.6 Measurement and Control Settings ............................................................. 7-29

7.6.1 Setting Description............................................................................................................. 7-29
7.6.2 Access Path ....................................................................................................................... 7-31
List of Tables
Table 7.1-1 Communication settings ......................................................................................... 7-1
Table 7.2-1 System settings ....................................................................................................... 7-6
Table 7.3-1 Device settings......................................................................................................... 7-7

Date: 2014-02-24
7 Settings

Date: 2014-02-24
7 Settings
The device has some setting groups for protection to coordinate with the mode of power system
operation, one of which is assigned to be active. However, communication settings, system
settings, device settings, logic link settings and measurement and control settings are common for
all protection setting groups.
Note!
All current settings in this chapter are secondary current converted from primary current by
CT ratio. Zero-sequence current or voltage setting is configured according to 3I0 or 3U0
and negative sequence current setting according to I2 or U2.
7.1 Communication Settings

Table 7.1-1 Communication settings
No. Item Range

1 IP_LAN1 000.000.000.000~255.255.255.255
2 Mask_LAN1 000.000.000.000~255.255.255.255
3 IP_LAN2 000.000.000.000~255.255.255.255
4 Mask_LAN2 000.000.000.000~255.255.255.255
5 En_LAN2 0 or 1
6 IP_LAN3 000.000.000.000~255.255.255.255
7 Mask_LAN3 000.000.000.000~255.255.255.255
8 En_LAN3 0 or 1
9 IP_LAN4 000.000.000.000~255.255.255.255
10 Mask_LAN4 000.000.000.000~255.255.255.255
11 En_LAN4 0 or 1
12 Gateway 000.000.000.000~255.255.255.255
13 En_Broadcast 0 or 1
14 Addr_RS485A 0~255
15 Baud_RS485A 4800,9600,19200,38400,57600,115200 (bps)
16 Protocol_RS485A 0, 1 or 2
17 Addr_RS485B 0~255
18 Baud_RS485B 4800,9600,19200,38400,57600,115200 (bps)
19 Protocol_RS485B 0, 1 or 2
20 Threshold_Measmt 0~100%
21 Period_Measmt 0~65535s
22 Format_Measmt 0, 1
23 Baud_Printer 4800,9600,19200,38400,57600,115200 (bps)
24 En_AutoPrint 0 or 1
25 Opt_TimeSyn Conventional, SAS, Advanced or NoTImeSyn

26 IP_Server_SNTP 000.000.000.000~255.255.255.255

Date: 2014-02-24
7 Settings
No. Item Range

27 IP_StandbyServer_SNTP 000.000.000.000~255.255.255.255
28 OffsetHour_UTC -12~+12 (hrs)
29 OffsetMinute_UTC 0~60 (min)
30 Opt_Display_Status PriValue, SecValue
31 t_Dly_Net_DNP 0~10000 (ms)
32 Fmt_Setting_DNP 0, 1, 2
7.1.1 Setting Description

1. IP_LAN1, IP_LAN2, IP_LAN3, IP_LAN4
IP address of Ethernet port 1, Ethernet port 2, Ethernet port 3 and Ethernet port 4
2. Mask_LAN1, Mask_LAN2, Mask_LAN3, Mask_LAN4
Subnet mask of Ethernet port 1, Ethernet port 2, Ethernet port 3 and Ethernet port 4
3. En_LAN2, En_LAN3, En_LAN4
Put Ethernet port 2, Ethernet port 3 and Ethernet port 4 in service
They are used for Ethernet communication based on the IEC 60870-5-103 protocol. When the IEC
61850 protocol is applied, the IP address of Ethernet A will be GOOSE source MAC address.
Ethernet port 1 is always in service by default.
4. Gateway
IP address of Gateway (router)
5. En_Broadcast
This setting is only used only for IEC 60870-5-103 protocol. If NR network IEC 60870-5-103
protocol is used, the setting must be set as “1”.
0: the device does not send UDP messages through network
1: the device sends UDP messages through network
6. Addr_RS485A, Addr_RS485B
They are the device′s communication address used to communicate with the SCADA or RTU via
serial ports (port A and port B).
7. Baud_RS485A, Baud_RS485B
Baud rate of rear RS-485 serial port A or B
8. Protocol_RS485A, Protocol_RS485B
Communication protocol of rear RS-485 serial port A or B
0: IEC 60870-5-103 protocol

Date: 2014-02-24
7 Settings
1: Modbus Protocol
2: Reserved
Note!
Above table listed all the communication settings, the device delivered to the user maybe
only show some settings of them according to the communication interface configuration.
If only the Ethernet ports are applied, the settings about the serial ports (port A and port B)
are not listed in this submenu. And the settings about the Ethernet ports only listed in this
submenu according to the actual number of Ethernet ports.
The standard arrangement of the Ethernet port is two, at most four (predetermined when
ordering). Set the IP address according to actual arrangement of Ethernet numbers and
the un-useful port/ports need not be configured. If PCS-Explorer configuration tool
auxiliary software is connected with this device through the Ethernet, the IP address of
PCS-Explorer must be set as one of the available IP address of this device.
9. Threshold_Measmt
Threshold value of sending measurement values to SCADA through IEC 60870-5-103 or

IEC61850 protocol.
Default value: “1%”
10. Period_Measmt
The time period for equipment sends measurement data to SCADA through IEC 60870-5-103
protocol.
Default value: “60”
11. Format_Measmt
The setting is used to select the format of measurement data sent to SCADA through IEC
60870-5-103 protocol.
0: GDD data type through IEC103 protocol is 12
1: GDD data type through IEC103 protocol is 7, i.e. 754 short real number of IEEE standard
12. Baud_Printer
Baud rate of printer port
13. En_AutoPrint
If automatic print is required for fault report after protection operating, it is set as “1”. Otherwise, it
should be set to “0”.
14. Opt_TimeSyn
There are four selections for clock synchronization of device shown as follow.

Date: 2014-02-24
7 Settings
 Conventional
PPS (RS-485): Pulse per second (PPS) via RS-485 differential level
IRIG-B (RS-485): IRIG-B via RS-485 differential level
PPM (DIN): Pulse per minute (PPM) via the binary input [BI_TimeSyn]
PPS (DIN): Pulse per second (PPS) via the binary input [BI_TimeSyn]
 SAS
SNTP (PTP): Unicast (point-to-point) SNTP mode via Ethernet network
SNTP (BC): Broadcast SNTP mode via Ethernet network
Message (IEC103): Clock messages through IEC103 protocol
 Advanced
IEEE1588: Clock message via IEEE1588
IRIG-B (Fiber): IRIG-B via optical-fibre interface
PPS (Fiber) PPS: Pulse per second (PPS) via optical-fibre interface
 NoTimeSync
When no time synchronization signal is connected to the device, please select this option and the
alarm message [Alm_TimeSyn] will not be issued anymore.
“Conventional” mode and “SAS” mode are always be supported by the device, but “Advanced”
mode is only supported when NET-DSP module is equipped. The alarm signal [Alm_TimeSyn]
may be issued to remind user loss of time synchronization signals.
1) When “SAS” is selected, if there is no conventional clock synchronization signal, the device
will not send the alarm signal [Alm_TimeSyn]. When “Conventional” mode is selected, if there
is no conventional clock synchronization signal, “SAS” mode will be enabled automatically
with the alarm signal [Alm_TimeSyn] issued simultaneously.
2) When “Advanced” mode is selected, if there is no conventional clock synchronization signal

connected to NET-DSP module, “SAS” mode is enabled automatically with the alarm signal
[Alm_TimeSyn] issued simultaneously.
3) When “NoTimeSyn” mode is selected, the device will not send alarm signals without time
synchronization signal. But the device can be still synchronized if receiving time
synchronization signal.
Note!
The clock message via IEC 60870-5-103 protocol is invalid when the device receives the
IRIG-B signal through RCS-485 port.
15. IP_Server_SNTP

Date: 2014-02-24
7 Settings
It is the address of the SNTP time synchronization server which sends SNTP timing messages to
the relay or BCU.
16. IP_StandbyServer_SNTP
Both [IP_Server_SNTP] and [IP_StandbyServer_SNTP] are inefffective unless SNTP clock

synchronization is valid.
When both [IP_Server_SNTP] and [IP_StandbyServer_SNTP] are set as “000.000.000.000”, the

deivce receives broadcast SNTP synchronization message.
When either [IP_Server_SNTP] or [IP_StandbyServer_SNTP] is set as “000.000.000.000”, the

deivce adopt the setting whose value is not equal to “000.000.000.000” as SNTP server address
and the deivce receives unicast SNTP synchronization message.
When neither [IP_Server_SNTP] nor [IP_StandbyServer_SNTP] are set as “000.000.000.000”, the

deivce adopt the setting [IP_Server_SNTP] as SNTP server address to receive unicast SNTP
synchronization message. If the device does not receive the server responses after 30s, the
deivce adopt the setting [IP_StandbyServer_SNTP] as SNTP server address to receive unicast
SNTP synchronization message. The device will switch between [IP_Server_SNTP] and
[IP_StandbyServer_SNTP] repeatedly if the device always can not receive the server responses
waiting 30s
17. OffsetHour_UTC, OffsetMinute_UTC
If the IEC61850 protocol is adopted in substations, the time tags of communication messages are
required according to UTC (Universal Time Coordinated) time.
The setting [OffsetHour_UTC] is used to set the hour offset of the current time zone to the GMT
(Greenwich Mean Time) zone; for example, if a relay is applied in China, the time zone of China is
east 8th time zone, so this setting is set as “8”. The setting [OffsetMinute_UTC] is used to set the
minute offset of the current time zone to the GMT zone.
st nd rd th th
Time zone GMT zone East 1 East 2 East 3 East 4 East 5
Setting 0 1 2 3 4 5
th th th th th
Time zone East 6 East 7 East 8 East 9 East 10 East 11th
Setting 6 7 8 9 10 11
th st nd rd th th
Time zone East/West 12 West 1 West 2 West 3 West 4 West 5
Setting 12/-12 -1 -2 -3 -4 -5
th th th th th th
Time zone West 6 West 7 West 8 West 9 West 10 West 11
Setting -6 -7 -8 -9 -10 -11
18. Opt_Display_Status
This setting is used to set display mode of current and voltage in fault records, primary value or
secondary value. The sampled values of current and voltage are displayed as secondary value by
default. When it is set as primary value, both secondary voltage and secondary current are
converted into primary voltage and primary current according to rated secondary and primary
value of VT and CT respectively.

Date: 2014-02-24
7 Settings
19. t_Dly_Net_DNP
The setting is used to set transmission time delay for transmitting multi-frame messages during
DNP process (the setting is valid only if network DNP3.0 protocol is configured)
20. Format_Setting_DNP
The setting is used to set settings uploading format during DNP process (this setting is valid only if
network or serial port DNP3.0 protocol is configured).
0: not upload settings
1: uploading settings adopts the mode of analog output
2: uploading settings adopts the mode of analog input
7.1.2 Access Path

MainMenu“Settings”“Device Setup”“Comm Settings”
7.2 System Settings

Table 7.2-1 System settings
No. Item Range Unit

1 Active_Grp 1~10
2 Opt_SysFreq 50 or 60 Hz
3 PrimaryEquip_Name Maximum 12 character
4 U1n 33~65500 kV
5 U2n 80~220 V
6 I1n 100~65500 A
7 I2n 1 or 5 A
8 f_High_FreqAlm 50~65 Hz
9 f_Low_FreqAlm 45~60 Hz

1. Active_Grp
The number of active setting group, 10 setting groups can be configured for protection settings,
and only one is active at a time
2. PrimaryEquip_Name
It is recognized by the device automatically. Such setting is used for printing messages
3. Opt_SysFreq
It is option of system frequency, and can be set as 50Hz or 60Hz
4. Un1

Date: 2014-02-24
7 Settings
Primary rated voltage of VT
5. Un2
Secondary rated voltage of VT
6. In1
Primary rated current of CT
7. In2
Secondary rated current of CT
8. f_High_FreqAlm
It is frequency upper limit setting.The device will issue an alarm [Alm_Freq], when system
frequency is higher than the setting.
9. f_Low_FreqAlm
It is frequency lower limit setting.The device will issue an alarm [Alm_Freq], when system
frequency is lower than the setting.
7.2.2 Access Path

MainMenu“Settings”“System Settings”
7.3 Device Settings

Table 7.3-1 Device settings
No. Item Range

1 HDR_EncodeMode GB18030, UTF-8
2 Opt_Caption_103 0, 1 or 2
3 Bxx.Un_BinaryInput 24V, 30V, 48V, 110V, 125V, 220V

1. HDR_EncodeMode
Select encoding format of header (HDR) file COMTRADE recording file
Default value is “UTF-8”.
2. Opt_Caption_103
Select the caption language sent to SAS via IEC103 protocol
0: Current language
1: Fixed Chinese
2: Fixed English
Default value of [Opt_Caption_103] is 0 (i.e. current language), and please set it to 1 (i.e. Fixed

Date: 2014-02-24
7 Settings
Chinese) if the SAS is supplied by China Manufacturer.
3. Bxx.Un_BinaryInput
This setting is used to set voltage level of binary input module. If low-voltage BI module is
equipped, 24V, 30V or 48V can be set according to the actual requirement, and if high-voltage BI
module is equipped, 110V, 125V or 220V can be set according to the actual requirement.
Bxx: this plug-in module is inserted in slot xx.
7.3.2 Access Path

MainMenu“Settings”“Device Setup”“Device Settings”
7.4 Protection Settings

All protection settings are based on secondary ratings of VT and CT.
Unn: rated secondary phase-to-phase voltage
Un: rated secondary phase-to-ground voltage
In: rated secondary current

7.4.1.1 Line Parameters
No. Item Remark Range

1 X1L Positive sequence reactance of the line (0.000~4Unn)/In (ohm)
2 R1L Positive sequence resistance of the line (0.000~4Unn)/In (ohm)
3 X0L Zero-sequence reactance of the line (0.000~4Unn)/In (ohm)
4 R0L Zero-sequence resistance of the line (0.000~4Unn)/In (ohm)
5 X0M Line mutual zero-sequence reactance (0.000~4Unn)/In (ohm)
6 R0M Line mutual zero-sequence resistance (0.000~4Unn)/In (ohm)
7 LineLength Total length of the line 0.00~655.35 (km)
8 phi1_Reach Phase angle of line positive sequence impedance 30.00~89.00 (Deg)
Resistive component of zero-sequence
9 Real_K0 -4.000~4.000
Imaginary component of zero-sequence
10 Imag_K0 -4.000~4.000
7.4.1.2 Fault Detector Settings (FD)

1 FD.DPFC.I_Set Current setting of DPFC current FD element (0.050~30.000)×In (A)
2 FD.ROC.3I0_Set Current setting of neutral current FD element (0.050~30.000)×In (A)

Date: 2014-02-24
7 Settings
7.4.1.3 Auxiliary Element (Aux.E)

Dropp-off time delay of current change auxiliary
1 AuxE.OCD.t_DDO 0.000~10.000 (s)
element
2 AuxE.OCD.En Enable current change auxiliary element 0 or 1
Current setting of stage 1 residual current auxiliary
3 AuxE.ROC1.3I0_Set (0.050~30.000)×In (A)
element
4 AuxE.ROC1.En Enable stage 1 residual current auxiliary element 0 or 1
5 AuxE.ROC2.3I0_Set (0.050~30.000)×In (A)
element
7 AuxE.ROC3.3I0_Set (0.050~30.000)×In (A)
element
Current setting of stage 1 phase current auxiliary
9 AuxE.OC1.I_Set (0.050~30.000)×In (A)
element
10 AuxE.OC1.En Enable stage 1 phase current auxiliary element 0 or 1
11 AuxE.OC2.I_Set (0.050~30.000)×In (A)
element
13 AuxE.OC3.I_Set (0.050~30.000)×In (A)
element
15 AuxE.UVD.U_Set Voltage setting for voltage change auxiliary element 0~Un (V)
Drop-off time delay of voltage change auxiliary
16 AuxE.UVD.t_DDO 0.000~10.000 (s)
element
17 AuxE.UVD.En Enable voltage change auxiliary element 0 or 1
Voltage setting for phase-to-ground under voltage
18 AuxE.UVG.U_Set 0~Un (V)
auxiliary element
Enable phase-to-ground under voltage auxiliary
19 AuxE.UVG.En 0 or 1
element
Voltage setting for phase-to-phase under voltage
20 AuxE.UVS.U_Set 0~Unn (V)
auxiliary element
Enable phase-to-phase under voltage auxiliary
21 AuxE.UVS.En 0 or 1
element
22 AuxE.ROV.3U0_Set Voltage setting for residual voltage auxiliary element 0~Un (V)
23 AuxE.ROV.En Enable residual voltage auxiliary element 0 or 1
7.4.1.4 DPFC Distance Protection Settings (21D)

1 21D.Z_DPFC Impedance setting of DPFC distance protection (0.000~4Unn)/In (ohm)
2 21D.En_DPFC Enable DPFC distance protection 0 or 1

Date: 2014-02-24
7 Settings
7.4.1.5 Load Encroachment Settings (LoadEnch)

Angle setting of load trapezoid characteristic, it should
1 LoadEnch.phi_Blinder be set according to the maximum load area angle 0~45 (Deg)
(φLoad_Max), φLoad_Max+5°is recommended.
Resistance setting of load trapezoid characteristic, it
should be set according to the minimum load
2 LoadEnch.R_Blinder (0.05~200)/In (ohm)
resistance, 70%~90% minimum load resistance is
recommended.
3 LoadEnch.En Enable load trapezoid characteristic 0 or 1
7.4.1.6 Distance Protection Settings with Mho Characteristic (21M)

Phase shift of zone 1, 2 of phase-to-ground distance
1 21M.ZG.phi_Shift 0, 15 or 30 (Deg)
protection
Phase shift of zone 1, 2 of phase-to-phase distance
2 21M.ZP.phi_Shift 0, 15 or 30 (Deg)
protection
Impedance setting of zone 1 of phase-to-ground
3 21M.ZG1.Z_Set (0.000~4Unn)/In (ohm)
distance protection
Time delay of zone 1 of phase-to-ground distance
4 21M.ZG1.t_Op 0.000~10.000 (s)
protection
5 21M.ZG1.En Enable zone 1 of phase-to-ground distance protection 0 or 1
Enable phase-to-ground zone 1 of distance protection
operation to block AR
Impedance setting of zone 1 of phase-to-phase
7 21M.ZP1.Z_Set (0.000~4Unn)/In (ohm)
distance protection
Time delay of zone 1 of phase-to-phase distance
8 21M.ZP1.t_Op 0.000~10.000 (s)
protection
9 21M.ZP1.En Enable zone 1 of phase-to-phase distance protection 0 or 1
Enable phase-to-phase zone 1 of distance protection
distance protection
12 21M.ZG2.t_Op 0.000~10.000 (s)
protection
Short time delay of zone 2 of phase-to-ground
13 21M.ZG2.t_ShortDly 0.000~10.000 (s)
distance protection
distance protection

Date: 2014-02-24
7 Settings

17 21M.ZP2.t_Op 0.000~10.000 (s)
protection
Short time delay of zone 2 of phase-to-phase distance
18 21M.ZP2.t_ShortDly 0.000~10.000 (s)
protection
21 21M.Z2.En_ShortDly Enable fixed accelerate zone 2 of distance protection 0 or 1
distance protection
23 21M.ZG3.t_Op 0.000~10.000 (s)
protection
24 21M.ZG3.t_ShortDly 0.000~10.000 (s)
distance protection
distance protection
28 21M.ZP3.t_Op 0.000~10.000 (s)
protection
29 21M.ZP3.t_ShortDly 0.000~10.000 (s)
protection
32 21M.Z3.En_ShortDly Enable fixed accelerate zone 3 of distance protection 0 or 1
Impedance setting of zone 4 of pilot positive distance
33 21M.Z4.Z_Fwd (0.000~4Unn)/In (ohm)
protection
Impedance setting of zone 4 of pilot reversal distance
34 21M.Z4.Z_Rev (0.000~4Unn)/In (ohm)
protection
35 21M.Z4.t_Op Time delay of zone 4 of distance protection 0.000~10.000 (s)
36 21M.ZG4.En Enable zone 4 of phase-to-ground distance element 0 or 1
7.4.1.7 Distance Protection Settings with Quad Characteristic (21Q)

Downward offset angle of the reactance line for zone
1 21Q.ZG1.RCA 0~45 (Deg)
1 of phase-to-ground distance protection

Date: 2014-02-24
7 Settings

2 21Q.ZG1.Z_Set (0.000~4Unn)/In (ohm)
distance protection
Resistance setting of zone 1 of phase-to-ground
3 21Q.ZG1.R_Set (0.000~4Unn)/In (ohm)
distance protection
4 21Q.ZG1.t_Op 0.000~10.000 (s)
protection
5 21Q.ZG1.En Enable zone 1 of phase-to-ground distance protection 0 or 1
7 21Q.ZP1. RCA 0~45 (Deg)
1 of phase-to-phase distance protection
8 21Q.ZP1.Z_Set (0.000~4Unn)/In (ohm)
distance protection
Resistance setting of zone 1 of phase-to-phase
9 21Q.ZP1.R_Set (0.000~4Unn)/In (ohm)
distance protection
10 21Q.ZP1.t_Op 0.000~10.000 (s)
protection
11 21Q.ZP1.En Enable zone 1 of phase-to-phase distance protection 0 or 1
13 21Q.ZG2.RCA 0~45 (Deg)
distance protection
distance protection
16 21Q.ZG2.t_Op 0.000~10.000 (s)
protection
17 21Q.ZG2.t_ShortDly 0.000~10.000 (s)
distance protection
20 21Q.ZP2. RCA 0~45 (Deg)
distance protection
distance protection
23 21Q.ZP2.t_Op 0.000~10.000 (s)
protection
24 21Q.ZP2.t_ShortDly 0.000~10.000 (s)
protection

Date: 2014-02-24
7 Settings

27 21Q.Z2.En_ShortDly Enable fixed accelerate zone 2 of distance protection 0 or 1
28 21Q.ZG3.RCA 0~45 (Deg)
distance protection
distance protection
31 21Q.ZG3.t_Op 0.000~10.000 (s)
protection
32 21Q.ZG3.t_ShortDly 0.000~10.000 (s)
distance protection
35 21Q.ZP3. RCA 0~45 (Deg)
distance element
distance protection
38 21Q.ZP3.t_Op 0.000~10.000 (s)
protection
39 21Q.ZP3.t_ShortDly 0.000~10.000 (s)
protection
42 21Q.Z3.En_ShortDly Enable fixed accelerate zone 3 of distance protection 0 or 1
43 21Q.ZG4.RCA 0~45 (Deg)
distance protection
distance protection
46 21Q.ZG4.t_Op 0.000~10.000 (s)
protection

Date: 2014-02-24
7 Settings

49 21Q.ZP4. RCA 0~45 (Deg)
distance protection
distance protection
52 21Q.ZP4.t_Op 0.000~10.000 (s)
protection
7.4.1.8 Power Swing Detection Settings (68)

1 68.En Enable power swing detection 0 or 1
7.4.1.9 Power Swing Blocking Releasing Settings (PSBR)

Enable PSBR for zone 1 of distance element (Mho
1 21M.Z1.En_PSBR 0 or 1
Characteristic)
Enable PSBR for zone 1 of distance element (Quad
2 21Q.Z1.En_PSBR 0 or 1
Characteristic)
Characteristic)
Characteristic)
Characteristic)
Characteristic)
7 21M.I_PSBR Current setting of PSBR (Mho Characteristic) (0.050~30.000)×In (A)
Current setting for power swing blocking (Quad
8 21Q.I_PSBR (0.050~30.000)×In (A)
Characteristic)
7.4.1.10 Distance SOTF Protection Settings (21SOTF)

1 21SOTF.En Enable accelerating distance protection to trip 0 or 1
Enable stage 2 of accelerating distance protection
2 21SOTF.Z2.En_ManCls to trip when manual closing or auto-reclosing onto 0 or 1
an existing fault
an existing fault

Date: 2014-02-24
7 Settings

an existing fault
5 21SOTF.Z2.En_3PAR Enable 3-pole auto-reclosing mode for zone 2 0 or 1
8 21SOTF.Z2.En_PSBR Enable PSBR for zone 2 of distance element 0 or 1
Enable accelerating distance protection to trip
11 21SOTF.En_PDF when fault occurs on healthy phase under pole 0 or 1
discrepancy situation
Time delay of accelerating distance protection to
12 21SOTF.t_PDF trip when fault occurs on healthy phase under pole 0.000~10.000 (s)
discrepancy situation
13 SOTF.Opt_Mode_ManCls Option of manual SOTF mode 0, 1 or 2
7.4.1.11 Optical Pilot Channel Settings

1 FO.LocID Indentity code of the device at local end 0-65535
2 FO.RmtID Indentity code of the device at remote end 0-65535
3 FO.Protocol It is used to select protocol type, G.703 or C37.94 G.703 or C37.94
4 FO.BaudRate Baud rate of optical pilot channel 64 or 2048
5 FOx.En_IntClock Option of internal clock or external clock 0 or 1
6 FOx.En Enable channel x 0 or 1
7.4.1.12 Current Differential Protection Settings (87)

Minimum pickup current setting of current
1 87L.I_Pkp (0.050~30.000)×In (A)
differential protection
2 87L.K_Cr_CT Current ratio factor of CT 0.200~10.000
Current setting of differential protection when CT
3 87L.I_Pkp_CTS (0.050~30.000)×In (A)
circuit failure
Positive-sequence capacitive impedance of the
4 87L.XC1L (40~65535)/In (ohm)
line
5 87L.XC0L Zero-sequence capacitive impedance of the line (40~65535)/In (ohm)
6 87L.Z_LocReac Impedance setting of reactor of local line (40~65535)/In (ohm)
7 87L.Z_LocGndReac Impedance setting of ground reactor of local line (40~65535)/In (ohm)
8 87L.Z_RmtReac Impedance setting of reactor of remote line (40~65535)/In (ohm)
Impedance setting of ground reactor of remote
9 87L.Z_RmtGndReac (40~65535)/In (ohm)
line
10 87L.En Enable differential protection 0 or 1

Date: 2014-02-24
7 Settings
Enable stage 1 of DPFC current differential

11 87L.En_DPFC1 0 or 1
element
Enable stage 2 of DPFC current differential
12 87L.En_DPFC2 0 or 1
element
Enable stage 1 of steady-state current differential
13 87L.En_Biased1 0 or 1
element
Enable stage 2 of steady-state current differential
14 87L.En_Biased2 0 or 1
element
15 87L.En_Neutral Enable neutral current differential element 0 or 1
16 87L.En_InterTrp Enable inter-tripping element 0 or 1
Enable local independent current differential
protection (independent current differential
17 87L.En_LocDiff protection means local current differential 0 or 1
protection can operate without permissive signal
from remote end)
18 87L.En_CapCurrComp Enable capacitive current compensation 0 or 1
Enable current differential protection blocked
19 87L.En_CTS_Blk 0 or 1
during CT circuit failure
7.4.1.13 Current Direction Settings

The characteristic angle of directional phase
1 RCA_OC 30.00~89.00 (Deg)
overcurrent element
The characteristic angle of directional earth fault
2 RCA_ROC 30.00~89.00 (Deg)
element
3 RCA_NegOC 30.00~89.00 (Deg)
negative-sequence overcurrent element
4 Z0_Comp Zero-sequence compensation impedance setting (0.000~4Unn)/In (ohm)
Negative-sequence compensation impedance
5 Z2_Comp (0.000~4Unn)/In (ohm)
setting
7.4.1.14 Phase Overcurrent Protection (50/51P)

Setting of second harmonic component for
1 50/51P.K_Hm2 0.000~1.000
blocking phase overcurrent elements
Current setting for stage 1 of phase overcurrent
2 50/51P1.I_Set (0.050~30.000)×In (A)
protection
Time delay for stage 1 of phase overcurrent
3 50/51P1.t_Op 0.000~20.000 (s)
protection
4 50/51P1.En Enable stage 1 of phase overcurrent protection 0 or 1
Enable auto-reclosing blocked when stage 1 of
5 50/51P1.En_BlkAR 0 or 1
phase overcurrent protection operates

Date: 2014-02-24
7 Settings
Direction option for stage 1 of phase overcurrent

6 50/51P1.Opt_Dir 0, 1 or 2
protection
Enable second harmonic blocking for stage 1 of
7 50/51P1.En_Hm2_Blk 0 or 1
phase overcurrent protection
Option of characteristic curve for stage 1 of phase
8 50/51P1.Opt_Curve 0~13
Time multiplier setting for stage 1 of inverse-time
9 50/51P1.TMS 0.010~200.000
Minimum operating time for stage 1 of
10 50/51P1.tmin 0.000~20.000 (s)
inverse-time phase overcurrent protection
Constant “α” for stage 1 of customized
11 50/51P1.Alpha inverse-time characteristic phase overcurrent 0.010~5.000
protection
Constant “C” for stage 1 of customized
12 50/51P1.C inverse-time characteristic phase overcurrent 0.000~200.000
protection
Constant “K” for stage 1 of customized
13 50/51P1.K inverse-time characteristic phase overcurrent 0.050~20.000
protection
14 50/51P2.I_Set (0.050~30.000)×In (A)
protection
15 50/51P2.t_Op 0.000~20.000 (s)
protection
17 50/51P2.En_BlkAR 0 or 1
18 50/51P2.Opt_Dir 0, 1 or 2
protection
19 50/51P2.En_Hm2_Blk 0 or 1
20 50/51P2.Opt_Curve 0~12
21 50/51P2.TMS 0.010~200.000
phase overcurrent protection.
22 50/51P2.tmin 0.000~20.000 (s)
23 50/51P3.I_Set (0.050~30.000)×In (A)
protection
24 50/51P3.t_Op 0.000~20.000 (s)
protection
26 50/51P3.En_BlkAR 0 or 1

Date: 2014-02-24
7 Settings

27 50/51P3.Opt_Dir 0, 1 or 2
protection
28 50/51P3.En_Hm2_Blk 0 or 1
29 50/51P3.Opt_Curve 0~12
30 50/51P3.TMS 0.010~200.000
31 50/51P3.tmin 0.000~20.000 (s)
32 50/51P4.I_Set (0.050~30.000)×In (A)
protection
33 50/51P4.t_Op 0.000~20.000 (s)
protection
35 50/51P4.En_BlkAR 0 or 1
36 50/51P4.Opt_Dir 0, 1 or 2
protection
37 50/51P4.En_Hm2_Blk 0 or 1
38 50/51P4.Opt_Curve 0~12
39 50/51P4.TMS 0.010~200.000
40 50/51P4.tmin 0.010~20.000 (s)
7.4.1.15 Direction Earth Fault Protection Settings (50/51G)

Setting of second harmonic component for
1 50/51G.K_Hm2 0.000~1.000
blocking earth fault elements
2 50/51G1.3I0_Set Current setting for stage 1 of earth fault protection (0.050~30.000)×In (A)
3 50/51G1.t_Op Time delay for stage 1 of earth fault protection 0.000~20.000 (s)
4 50/51G1.En Enable stage 1 of earth fault protection 0 or 1
5 50/51G1.En_BlkAR 0 or 1
earth fault protection operates
Direction option for stage 1 of earth fault
6 50/51G1.Opt_Dir 0, 1 or 2
protection
7 50/51G1.En_Hm2_Blk 0 or 1
Enable blocking for stage 1 of earth fault
8 50/51G1.En_Abnor_Blk 0 or 1
protection under abnormal conditions

Date: 2014-02-24
7 Settings

9 50/51G1.En_CTS_Blk 0 or 1
protection under CT failure conditions
Option of characteristic curve for stage 1 of earth
10 50/51G1.Opt_Curve 0~13
fault protection
11 50/51G1.TMS 0.010~200.000
12 50/51G1.tmin 0.050~20.000 (t)
inverse-time earth fault protection
Constant “α” for stage 1 of customized
13 50/51G1.Alpha 0.010~5.000
inverse-time characteristic earth fault protection
Constant “C” for stage 1 of customized
14 50/51G1.C 0.000~20.000
Constant “K” for stage 1 of customized
15 50/51G1.K 0.050~20.000
18 50/51G2.En Enable stage 2 of earth fault protection 0 or 1
19 50/51G2.En_BlkAR 0 or 1
20 50/51G2.Opt_Dir 0, 1 or 2
protection
21 50/51G2.En_Hm2_Blk 0 or 1
Enable blocking for stage 2 of earth faultv
23 50/51G2.En_CTS_Blk 0 or 1
24 50/51G2.Opt_Curve 0~12
fault protection
25 50/51G2.TMS 0.010~200.000
26 50/51G2.tmin 0.050~20.000 (s)
29 50/51G3.En Enable stage 3 of earth fault protection 0, 1 or 2
30 50/51G3.En_BlkAR 0 or 1
31 50/51G3.Opt_Dir 0 or 1
protection
32 50/51G3.En_Hm2_Blk 0 or 1

Date: 2014-02-24
7 Settings

34 50/51G3.En_CTS_Blk 0 or 1
35 50/51G3.Opt_Curve 0~12
fault protection
36 50/51G3.TMS 0.010~200.000
37 50/51G3.tmin 0.050~20.000 (s)
40 50/51G4.En Enable stage 4 of earth fault protection 0, 1 or 2
41 50/51G4.En_BlkAR 0 or 1
42 50/51G4.Opt_Dir 0 or 1
protection
43 50/51G4.En_Hm2_Blk 0 or 1
45 50/51G4.En_CTS_Blk 0 or 1
46 50/51G4.Opt_Curve 0~12
fault protection
47 50/51G4.TMS 0.010~200.000
48 50/51G4.tmin 0.050~20.000 (s)
7.4.1.16 Overcurrent Protection Settings for VT Circuit Failure (50PVT/50GVT)

Current setting of phase overcurrent protection
1 50PVT.I_Set (0.050~30.000)×In (A)
when VT circuit failure
Time delay of phase overcurrent protection when
2 50PVT.t_Op 0.000~10.000 (s)
VT circuit failure
Enable phase overcurrent protection when VT
3 50PVT.En 0 or 1
circuit failure
Current setting of ground overcurrent protection
4 50GVT.3I0_Set (0.050~30.000)×In (A)
Time delay of ground overcurrent protection
5 50GVT.t_Op 0.000~10.000 (s)
6 50GVT.En Enable ground overcurrent protection when VT 0 or 1

Date: 2014-02-24
7 Settings
circuit failure
7.4.1.17 Residual Current SOTF Protection Settings (50GSOTF)

Current setting of residual current SOTF
1 50GSOTF.3I0_Set (0.050~30.000)×In (A)
protection
2 50GSOTF.En_3I0 Enable residual current SOTF protection 0 or 1
7.4.1.18 Overvoltage Protection Settings (59P)

1 59P1.U_Set Voltage setting for stage 1 of overvoltage protection Un~2Unn (V)
2 59P1.t_Op Time delay for stage 1 of overvoltage protection 0.000~30.000 (s)
3 59P1.En Enable stage 1 of overvoltage protection 0 or 1
4 59P1.Opt_1P/3P Option of 1-out-of-3 mode or 3-out-of-3 mode 0 or 1
5 59P1.Opt_Up/Upp Option of phase-to-phase voltage or phase voltage 0 or 1
Enable stage 1 of overvoltage protection for alarm
purpose
Enable transfer trip controlled by CB open position for
7 59P1.En_52b_TT 0 or 1
stage 1 of overvoltage protection
Enable stage 1 of overvoltage protection operate to
8 59P1.En_TT 0 or 1
initiate transfer trip
10 59P1.TMS 0.010~200.000
11 59P1.tmin 0.050~20.000 (s)
12 59P2.U_Set Voltage setting for stage 2 of overvoltage protection Un~2Unn (V)
13 59P2.t_Op Time delay for stage 2 of overvoltage protection 0.000~30.000 (s)
14 59P2.En Enable stage 2 of overvoltage protection 0 or 1
16 59P2.Opt_Up/Upp Option of phase-to-phase voltage or phase voltage 0 or 1
Enable stage 2 of overvoltage protection for alarm
17 59P2.En_Alm 0 or 1
purpose
Enable transfer trip controlled by CB open position for
18 59P2.En_52b_TT 0 or 1
stage 2 of overvoltage protection
Enable stage 2 of overvoltage protection operate to
19 59P2.En_TT 0 or 1
initiate transfer trip
21 59P2.TMS 0.010~200.000

Date: 2014-02-24
7 Settings

22 59P2.tmin 0.050~20.000 (s)
7.4.1.19 Undervoltage Protection Settings (27P)

1 27P1.U_Set Voltage setting for stage 1 of undervoltage protection 0~Unn (V)
2 27P1.t_Op Time delay for stage 1 of undervoltage protection 0.000~30.000 (s)
3 27P1.En Enable stage 1 of undervoltage protection 0 or 1
Option of voltage criterion adopting phase-to-phase
voltage or phase voltage
Enable stage 1 of undervoltage protection operate to
alarm
8 27P1.TMS 0.010~200.000
9 27P1.tmin 0.050~20.000 (s)
10 27P2.U_Set Voltage setting for stage 2 of undervoltage protection 0~Unn (V)
11 27P2.t_Op Time delay for stage 2 of undervoltage protection 0.000~30.000 (s)
12 27P2.En Enable stage 2 of undervoltage protection 0 or 1
Option of voltage criterion adopting phase-to-phase
voltage or phase voltage
Enable stage 2 of undervoltage protection operate to
15 27P2.En_Alm 0 or 1
alarm
17 27P2.TMS 0.010~200.000
18 27P2.tmin 0.050~20.000 (s)
7.4.1.20 Frequency Protection Settings (81U and 81O)

Frequency pickup setting for underfrequency
1 81U.f_Pkp 45.000~60.000 (Hz)
protection
Rate of frequency change for blocking
2 81U.df/dt_Blk 0.200~20.000 (Hz/s)
Frequency setting for stage 1 of underfrequency
3 81U.UF1.f_Set 45.000~60.000 (Hz)
protection
4 81U.UF1.t_Op Time delay for stage 1 of underfrequency protection 0.050~30.000 (s)

Date: 2014-02-24
7 Settings
5 81U.UF1.En Enable stage 1 of underfrequency protection 0 or 1

Enable rate of frequency change to block stage 1 of
6 81U.UF1.En_df/dt_Blk 0 or 1
7 81U.UF2.f_Set 45.000~60.000 (Hz)
protection
11 81U.UF3.f_Set 45.000~60.000 (Hz)
protection
15 81U.UF4.f_Set 45.000~60.000 (Hz)
protection
19 81O.f_Pkp Frequency pickup setting for overfrequency protection 50.000~65.000 (Hz)
Frequency setting for stage 1 of overfrequency
20 81O.OF1.f_Set 50.000~65.000 (Hz)
protection
21 81O.OF1.t_Op Time delay for stage 1 of overfrequency protection 0.050~20.000 (s)
22 81O.OF1.En Enable stage 1 of overfrequency protection 0 or 1
23 81O.OF2.f_Set 50.000~65.000 (Hz)
protection
26 81O.OF3.f_Set 50.000~65.000 (Hz)
protection
29 81O.OF4.f_Set 50.000~65.000 (Hz)
protection
7.4.1.21 Breaker Failure Protection Settings (50BF)

1 50BF.I_Set Current setting of phase current criterion for BFP (0.050~30.000 )×In (A)

Date: 2014-02-24
7 Settings
Current setting of zero-sequence current criterion

2 50BF.3I0_Set (0.050~30.000 )×In (A)
for BFP
Current setting of negative-sequence current
3 50BF.I2_Set (0.050~30.000 )×In (A)
criterion for BFP
4 50BF.t_ReTrp Time delay of re-tripping for BFP 0.000~10.000 (s)
5 50BF.t1_Op Time delay of stage 1 for BFP 0.000~10.000 (s)
6 50BF.t2_Op Time delay of stage 2 for BFP 0.000~10.000 (s)
7 50BF.En Enable breaker failure protection 0 or 1

8 50BF.En_ReTrp Enable re-trip function for BFP 0 or 1
Enable zero-sequence current criterion for BFP
9 50BF.En_3I0_1P 0 or 1
initiated by single-phase tripping contact
Enable zero-sequence current criterion for BFP
10 50BF.En_3I0_3P 0 or 1
initiated by three-phase tripping contact
Enable negative-sequence current criterion for
11 50BF.En_I2_3P 0 or 1
BFP initiated by three-phase tripping contact
Enable breaker failure protection can be initiated
12 50BF.En_CB_Ctrl 0 or 1
by normally closed contact of circuit breaker
7.4.1.22 Thermal Overload Protection (49)

The factor setting for stage 1 of thermal overload
1 49-1.K protection which is associated to the thermal 1.000~3.000
state formula
The factor setting for stage 2 of thermal overload
2 49-2.K protection which is associated to the thermal 1.000~3.000
state formula
The reference current setting of the thermal
3 49.Ib_Set (0.050~30.000 )×In (A)
overload protection
The time constant setting of the IDMT overload
4 49.Tau 0.100~100.000 (min)
protection
Enable stage 1 of thermal overload protection for
5 49-1.En_Alm 0 or 1
alarm purpose
6 49-1.En_Trp 0 or 1
trip purpose
7 49-2.En_Alm 0 or 1
alarm purpose
8 49-2.En_Trp 0 or 1
trip purpose
7.4.1.23 Stub Overcurrent Protection (50STB)
No. Name Remark Range

1 50STB.I_Set Current setting of stub overcurrent protection (0.050~30.000)×In (A)
2 50STB.t_Op Time delay of stub overcurrent protection 0.000~10.000 (s)
3 50STB.En Enable stub overcurrent protection 0 or 1

Date: 2014-02-24
7 Settings
7.4.1.24 Dead Zone Protection (50DZ)

1 50DZ.I_Set Current setting of dead zone protection (0.050~30.000)×In (A)
2 50DZ.t_Op Time delay of dead zone protection 0.000~10.000 (s)
3 50DZ.En Enable dead zone protection 0 or 1
7.4.1.25 Pole Discrepancy Protection Settings (62PD)

Current setting of residual current criterion for pole
1 62PD.3I0_Set (0.050~30.000 )×In (A)
Current setting of negative-sequence current
2 62PD.I2_Set (0.050~30.000 )×In (A)
criterion for pole discrepancy protection
3 62PD.t_Op Time delay of pole discrepancy protection 0.000~600.000 (s)
4 62PD.En Enable pole discrepancy protection 0 or 1

Enable residual current criterion and
5 62PD.En_3I0/I2_Ctrl negative-sequence current criterion for pole 0 or 1
7.4.1.26 Broken Conductor Protection (46BC)

Ratio setting (negative-sequence current to
1 46BC.I2/I1_Set positive-sequence current) of broken conductor 0.20~1.00
protection
2 46BC.t_Op Time delay of broken conductor protection 0.000~600.000 (s)
Minimum operation current of broken conductor
3 46BC.I_Min (0.050~30.000)×In (A)
protection
Enable broken conductor protection to operate to
4 46BC.En_Trp 0 or 1
trip
Enable broken conductor protection to operate to
5 46BC.En_Alm 0 or 1
alarm
7.4.1.27 Reverse Power Protection (32R)

Power setting of stage 1 of reverse power
1 32R1.P_Set (0.100~50.000)×In (W)
protection
Time delay of stage 1 of reverse power protection
2 32R1.t_Alm 0.100~3000.000 (s)
for alarm purpose
Time delay of stage 1 of reverse power protection
3 32R1.t_Trp 0.100~3000.000 (s)
for tripping purpose
Enable stage 1 of reverse power protection to
operate to trip

Date: 2014-02-24
7 Settings

5 32R1.En_Alm 0 or 1
operate to alarm
Power setting of stage 2 of reverse power
6 32R2.P_Set (0.100~50.000)×In (W)
protection
7 32R2.t_Trp Time delay of stage 2 of reverse power protection 0.100~3000.000 (s)
operate to alarm
The directionality option of reverse power 0: forward direction
9 32R.Opt_Dir
protection 1: reverse direction
7.4.1.28 Synchrocheck Settings (25)

1 25.Opt_Source_UL Voltage selecting mode of line 0~5
2 25.Opt_Source_UB Voltage selecting mode of bus 0~5
3 25.U_Dd Voltage threshold of dead check 0.05Un~0.8Un (V)
4 25.U_Lv Voltage threshold of live check 0.5Un~Un (V)
5 25.K_Usyn Compensation coefficient for synchronism voltage 0.20-5.00
6 25.phi_Diff Phase difference limit of synchronism check for AR 0~ 89 (Deg)
Compensation for phase difference between two

7 25.phi_Comp 0~359 (Deg)
synchronous voltages
Frequency difference limit of synchronism check for
8 25.f_Diff 0.02~1.00 (Hz)
AR
9 25.U_Diff Voltage difference limit of synchronism check for AR 0.02Un~0.8Un (V)
10 25.t_DdChk Time delay to confirm dead check condition 0.010~25.000 (s)
11 25.t_SynChk Time delay to confirm synchronism check condition 0.010~25.000 (s)
12 25.En_fDiffChk Enable frequency difference check 0 or 1

13 25.En_SynChk Enable synchronism check 0 or 1
14 25.En_DdL_DdB Enable dead line and dead bus (DLDB) check 0 or 1
15 25.En_DdL_LvB Enable dead line and live bus (DLLB) check 0 or 1
16 25.En_LvL_DdB Enable live line and dead bus (LLDB) check 0 or 1
17 25.En_NoChk Enable AR without any check 0 or 1
7.4.1.29 Auto-reclosing Settings (79)

1 79.N_Rcls Maximum number of reclosing attempts 1~4
2 79.t_Dd_1PS1 Dead time of first shot 1-pole reclosing 0.000~600.000 (s)
3 79.t_Dd_3PS1 Dead time of first shot 3-pole reclosing 0.000~600.000 (s)
4 79.t_Dd_3PS2 Dead time of second shot 3-pole reclosing 0.000~600.000 (s)
5 79.t_Dd_3PS3 Dead time of third shot 3-pole reclosing 0.000~600.000 (s)
6 79.t_Dd_3PS4 Dead time of fourth shot 3-pole reclosing 0.000~600.000 (s)

Date: 2014-02-24
7 Settings
Time delay of circuit breaker in closed position before

7 79.t_CBClsd 0.000~600.000 (s)
reclosing
Time delay to wait for CB healthy, and begin to timing
when the input signal [79.CB_Healthy] is
8 79.t_CBReady 0.000~600.000 (s)
de-energized and if it is not energized within this time
delay, AR will be blocked.
9 79.t_Wait_Chk Maximum wait time for synchronism check 0.000~600.000 (s)
Time delay allow for CB status change to conform
10 79.t_Fail 0.000~600.000 (s)
reclosing successful
11 79.t_PW_AR Pulse width of AR closing signal 0.000~600.000 (s)
12 79.t_Reclaim Reclaim time of AR 0.000~600.000 (s)
Time delay of excessive trip signal to block
13 79.t_PersistTrp 0.000~600.000 (s)
auto-reclosing
Drop-off time delay of blocking AR, when blocking
14 79.t_DDO_BlkAR signal for AR disappears, AR blocking condition drops 0.000~600.000 (s)
off after this time delay
15 79.t_AddDly Additional time delay for auto-reclosing 0.000~600.000 (s)
Maximum wait time for reclosing permissive signal
16 79.t_WaitMaster 0.000~600.000 (s)
from master AR
Time delay of discriminating another fault, and begin
to times after 1-pole AR initiated, 3-pole AR will be
17 79.t_SecFault initiated if another fault happens during this time 0.000~600.000 (s)
delay. AR will be blocked if another fault happens after
that.
Enable auto-reclosing blocked when a fault occurs
18 79.En_PDF_Blk 0 or 1
under pole disagreement condition
Enable auto-reclosing with an additional dead time
19 79.En_AddDly 0 or 1
delay
20 79.En_CutPulse Enable adjust the length of reclosing pulse 0 or 1
Enable confirm whether AR is successful by checking
21 79.En_FailCheck 0 or 1
CB state
22 79.En Enable auto-reclosing 0 or 1
Enable AR by external input signal besides logic
23 79.En_ExtCtrl 0 or 1
setting [79.En]
24 79.En_CBInit Enable AR be initiated by open state of circuit breaker 0 or 1
25 79.Opt_Priority Option of AR priority None, High or Low
26 79.SetOpt Control option of AR mode 0 or 1
27 79.En_1PAR Enable 1-pole AR mode 0 or 1
28 79.En_3PAR Enable 3-pole AR mode 0 or 1
29 79.En_1P/3PAR Enable 1/3-pole AR mode 0 or 1

Date: 2014-02-24
7 Settings
7.4.1.30 Transfer Trip Settings (TT)

1 TT.t_Op Time delay of transfer trip 0.000~600.000 (s)
2 TT.En_FD_Ctrl Enable transfer trip controlled by local fault detector 0 or 1
7.4.1.31 Tripping Logic Settings

Enable auto-reclosing blocked when multi-phase fault
1 En_MPF_Blk_AR 0 or 1
happens
Enable auto-reclosing blocked when three-phase fault
2 En_3PF_Blk_AR 0 or 1
happens
Enable auto-reclosing blocked when selection of
3 En_PhSF_Blk_AR 0 or 1
faulty phase fails
Enable three-phase tripping mode for any fault
4 En_Trp3P 0 or 1
conditions
The dwell time of tripping command, empirical value
5 t_Dwell_Trp 0.000~10.000 (s)
is 0.04
7.4.1.32 VTS Settings (VTS)

1 VTS.t_DPU Pickup time delay of VT circuit supervision 0.200~100.000
2 VTS.t_DDO Dropoff time delay of VT circuit supervision 0.200~100.000
3 VTS.En_Out_VT VT is not connected to the protection device 0 or 1
If three-phase voltage used for protection
measurement comes from line side (for example, 3/2
4 VTS.En_LineVT breaker), it should be set as “1”. If three-phase 0 or 1
voltage comes from busbar side, it should be set as
“0”.
5 VTS.En Enable alarm function of VT circuit supervision 0 or 1
7.4.2 Access Path

MainMenu“Settings”“Prot Settings”
7.5 Logic Link Settings

The logic link settings are used to determine whether the relevant function of this device is
enabled or disabled. If this device supports the logic link function, it will have a corresponding
submenu in the submenu “Logic Links” for the logic link settings.
Each logic link settings is an “AND” condition of enabling the relevant function with the
corresponding binary input and logic setting. Through SAS or RTU, logic link settings can be set
as “1” or “0”; and it means that the relevant function can be in service or out of service through
remote command. It provides convenience for operation management.

Date: 2014-02-24
7 Settings

7.5.1.1 Spare Link Settings
The spare link settings are used for future application. It can be defined according to project
specification through the configuration tool, PCS-Explorer.

1 Link_01 Spare link setting 01 0 or 1
7.5.2 Access Path

MainMenu“Settings”“Logic Links”
7.6 Measurement and Control Settings

7.6.1.1 Synchronism Settings

1 MCBrd.25.Opt_Source_UL Voltage selecting mode of line 0~5
2 MCBrd.25.Opt_Source_UB Voltage selecting mode of bus 0~5
3 MCBrd.25.U_Dd Voltage threshold of dead check 1.000~100.000 (V)
4 MCBrd.25.U_Lv Voltage threshold of live check 1.000~100.000 (V)
5 MCBrd.25.K_Usyn Compensation coefficient for synchronism voltage 0.20-5.00
Phase difference limit of synchronism check for
6 MCBrd.25.phi_Diff 0.10~ 180.00 (Deg)
manual closing
Compensation for phase difference between two
7 MCBrd.25.phi_Comp 0~360 (Deg)
synchronous voltages
Frequency difference limit of synchronism check for
8 MCBrd.25.f_Diff 0.00~3.00 (Hz)
manual closing
Voltage difference limit of synchronism check for
9 MCBrd.25.U_Diff 1.000~100.000 (V)
manual closing
10 MCBrd.25.En_SynChk Enable synchronism check 0 or 1
11 MCBrd.25.En_DdL_DdB Enable dead line and dead bus (DLDB) check 0 or 1
12 MCBrd.25.En_DdL_LvB Enable dead line and live bus (DLLB) check 0 or 1
13 MCBrd.25.En_LvL_DdB Enable live line and dead bus (LLDB) check 0 or 1
14 MCBrd.25.En_NoChk Enable manual closing without any check 0 or 1

Date: 2014-02-24
7 Settings
Threshold of rate of frequency change between both

15 MCBrd.25.df/dt 0.10~5.00 (Hz/s)
sides of CB for synchronism-check.
Circuit breaker closing time. It is the time from
16 MCBrd.25.t_Close_CB receiving closing command pulse till the CB is 0~1000 (ms)
completely closed.
From receiving a closing command, this device will
continuously check whether between incoming
voltage and reference voltage involved in
synchronism check (or dead check) can meet the
17 MCBrd.25.t_Wait_Chk 5.000~30.000 (s)
criteria. If the synchronism check (or dead check)
criteria are not met within the duration of this time
delay, the failure of synchronism-check (or dead
check) will be confirmed.
7.6.1.2 Dual Point Binary Input Settings
Thses settings are applied to configure the status change confirmation time for No.xx double point
binary inputs. Up to 10 virtual double point binary inputs are provided in this device.
If a double point binary input changes from normal status to invalid status, i.e.: double point error
occurs, [CSWIxx.t_DPU_DPS] will be applied as the debouncing time for No.xx double point
binary input.
These settings are applied to configure the

1 CSWIxx.t_DPU_DPS debouncing time. “DPU” is the abbreviation of 0~60000 (ms)
“Delay Pick Up”. (xx=01, 02….10)
7.6.1.3 Control Settings
No.xx holding time of a normal open contact of

remote opening CB, disconnector or for signaling
1 CSWIxx.t_PW_Opn 0~60000 (ms)
purpose.
(xx=01, 02….10)
No.xx closing time of a normal open contact of

remote closing CB, disconnector or for signaling
2 CSWIxx.t_PW_Cls 0~60000 (ms)
purpose.
(xx=01, 02….10)
7.6.1.4 Interlock Settings
Enable No.xx open output of the BO module be

1 CSWIxx.En_Opn_Blk controlled by the interlocking logic 0 or 1
(xx=01, 02….10)
2 CSWIxx.En_Cls_Blk Enable No.xx closing output of the BO module be 0 or 1

Date: 2014-02-24
7 Settings
controlled by the interlocking logic

(xx=01, 02….10)
7.6.2 Access Path

MainMenu“Settings”“BCU Settings”

Date: 2014-02-24
7 Settings

Date: 2014-02-24
Table of Contents
8 Human Machine Interface ............................................................... 8-a
8.1 Overview .......................................................................................................... 8-1
8.1.1 Keypad Operation .............................................................................................................. 8-2
8.1.2 LED Indications .................................................................................................................. 8-3
8.1.3 Front Communication Port ................................................................................................. 8-3
8.1.4 Ethernet Port Setup ........................................................................................................... 8-4
8.2 Menu Tree ........................................................................................................ 8-5

8.2.1 Overview ............................................................................................................................ 8-5
8.2.2 Main Menus ....................................................................................................................... 8-6
8.2.3 Sub Menus ......................................................................................................................... 8-7
8.3 LCD Display ................................................................................................... 8-27

8.3.1 Overview .......................................................................................................................... 8-27
8.3.2 Normal Display................................................................................................................. 8-27
8.3.3 Display Disturbance Records ........................................................................................... 8-28
8.3.4 Display Supervision Event ............................................................................................... 8-30
8.3.5 Display IO Events ............................................................................................................ 8-31
8.3.6 Display Device Logs ........................................................................................................ 8-31
8.4 Keypad Operation ......................................................................................... 8-32

8.4.1 View Device Measurements ............................................................................................. 8-32
8.4.2 View Device Status .......................................................................................................... 8-33
8.4.3 View Device Records ....................................................................................................... 8-33
8.4.4 Print Device Records ....................................................................................................... 8-33
8.4.5 View Device Setting ......................................................................................................... 8-34
8.4.6 Modify Device Setting ...................................................................................................... 8-35
8.4.7 Copy Device Setting ........................................................................................................ 8-38

Date: 2013-12-27
8.4.8 Switch Setting Group ....................................................................................................... 8-38
8.4.9 Delete Device Records .................................................................................................... 8-39
8.4.10 Remote Control .............................................................................................................. 8-40
8.4.11 Modify Device Clock ....................................................................................................... 8-43
8.4.12 View Module Information................................................................................................ 8-44
8.4.13 Check Software Version ................................................................................................. 8-44
8.4.14 Communication Test....................................................................................................... 8-44
8.4.15 Select Language ............................................................................................................ 8-45
List of Figures
Figure 8.1-1 Front panel ............................................................................................................8-1
Figure 8.1-2 Keypad buttons ....................................................................................................8-2
Figure 8.1-3 LED indications ....................................................................................................8-3
Figure 8.1-4 Corresponding cable of the RJ45 port in the front panel ..................................8-4
Figure 8.1-5 Rear view and terminal definition of NR1102C...................................................8-5
Figure 8.2-1 Menu tree ..............................................................................................................8-7
List of Tables
Table 8.1-1 Definition of the 8-core cable ................................................................................8-4
Table 8.3-1 Tripping report messages....................................................................................8-30
Table 8.3-2 User operating event list......................................................................................8-32

Date: 2013-12-27
The operator can access the protective device from the front panel. Local communication with the
protective device is possible using a computer via a multiplex RJ45 port on the front panel.
Furthermore, remote communication is also possible using a PC with the substation automation
system via rear RS485 port or rear Ethernet port. The operator is able to check the protective
device status at any time.
This chapter describes human machine interface (HMI), and give operator an instruction about
how to display or print event report, setting and so on through HMI menu tree and display metering
value, including r.m.s. current, voltage and frequency etc. through LCD. Procedures to change
active setting group or a settable parameter value through keypad is also described in details.
Note!
About three measurements in menu “Measurements”, please refer to the following

description:
“Measurements1” is use to display measured values from protection calculation DSP

(displayed in secondary value)
“Measurements2” is used to display measured values from fault detector DSP

(displayed in secondary value)
“Measurements3” is used to display measured primary values and other calculated

quantities
8.1 Overview
The human-machine interface consists of a human-machine interface (HMI) module which allows
a communication to be as simple as possible for the user. The HMI module helps to draw your
attention to something that has occurred which may activate a LED or a report displayed on the
LCD. Operator can locate the data of interest by navigating the keypad.
5
1 11
HEALTHY PCS-931
2 12
ALARM LINE DIFFERENTIAL RELAY
3 13
4 14
GRP
5 15
6 16 ENT
ESC
7 17
8 18
9 19
1 3
10 20
4
2
Figure 8.1-1 Front panel
The function of HMI module:

Date: 2013-12-27
No. Item Description

A 320×240 dot matrix backlight LCD display is visible in dim lighting
1 LCD conditions. The corresponding messages are displayed when there is
operation implemented.
20 status indication LEDs, 2 LEDs are fixed as the signals of “HEALTHY”
2 LED (green) and “ALARM” (yellow), 18 LEDs are configurable with selectable
color among green, yellow and red.
3 Keypad Navigation keypad and command keys for full access to device
4 Communication port a multiplex RJ45 port for local communication with a PC
5 Logo Type and designation and manufacturer of device
8.1.1 Keypad Operation GR

P
ENT
ESC
Figure 8.1-2 Keypad buttons
1. “ESC”:
 Cancel the operation
 Quit the current menu
2. “ENT”:
 Execute the operation
 Confirm the interface
3. “GRP”
 Activate the switching interface of setting group
4. leftward and rightward direction keys (“◄” and “►”):
 Move the cursor horizontally
 Enter the next menu or return to the previous menu
5. upward and downward direction keys (“▲” and “▼”)
 Move the cursor vertically
 Select command menu within the same level of menu
6. plus and minus sign keys (“＋” and “－”)
 Modify the value

Date: 2013-12-27
 Modify and display the message number
 Page up/down
8.1.2 LED Indications
HEALTHY
ALARM
Figure 8.1-3 LED indications
A brief explanation has been made as bellow.
LED Display Description

When the equipment is out of service or any hardware error is defected during
Off
HEALTHY self-check.
Steady Green Lit when the equipment is in service and ready for operation.
Off When equipment in normal operating condition.

ALARM
Steady Yellow Lit when VT circuit failure, CT circuit failure or other abnormal alarm is issued.
Note!
“HEALTHY” LED can only be turned on by energizing the device and no abnormality
detected.
“ALARM” LED is turned on when abnormalities of device occurs like above mentioned
and can be turned off after abnormalities are removed except alarm report [CTS.Alm]
which can only be reset only when the failure is removed and the device is rebooted or
re-energized.
Other LED indicators with no labels are configurable and user can configure them to be lit
by signals of operation element, alarm element and binary output contact according to
requirement through PCS-Explorer software, but as drawn in figure, 2 LEDs are fixed as
the signals of “HEALTHY” (green) and “ALARM” (yellow), 18 LEDs are configurable with
selectable color among green, yellow and red.
8.1.3 Front Communication Port

There is a multiplex RJ45 port on the front panel. This port can be used as an RS-232 serial port

Date: 2013-12-27
as well as a twisted-pair ethernet port. As shown in the following figure, a customized cable is
applied for debugging via this multiplex RJ45 port.
Figure 8.1-4 Corresponding cable of the RJ45 port in the front panel
In the above figure and the following table:
P1: To connect the multiplex RJ45 port. An 8-core cable is applied here.
P2: To connect the twisted-pair ethernet port of the computer.
P3: To connect the RS-232 serial port of the computer.
The definition of the 8-core cable in the above figure is introduced in the following table.
Table 8.1-1 Definition of the 8-core cable
Terminal Device side Computer side

Core color Function
No. (Left) (Right)
1 Orange TX+ of the ethernet port P1-1 P2-1
2 Orange & white TX- of the ethernet port P1-2 P2-2
3 Green & white RX+ of the ethernet port P1-3 P2-3
4 Blue TXD of the RS-232 serial port P1-4 P3-2
5 Brown & white RXD of the RS-232 serial port P1-5 P3-3
6 Green RX- for the ethernet port P1-6 P2-6
7 Blue & white The ground connection of the RS-232 port. P1-7 P3-5
8.1.4 Ethernet Port Setup

MON plug-in module is equipped with two or four 100Base-TX Ethernet interface, take NR1102C
as an example, as shown in Figure 8.1-5. Its rear view and the definition of terminals.
The Ethernet port can be used to communication with PC via auxiliary software (PCS-Explorer)
after connecting the protection device with PC, so as to fulfill on-line function (please refer to the
instruction manual of PCS-Explorer). At first, the connection between the protection device and PC
must be established. Through setting the IP address and subnet mask of corresponding Ethernet
interface in the menu “Settings→Device Setup→Comm Settings”, it should be ensured that the
protection device and PC are in the same network segment. For example, setting the IP address
and subnet mask of network A. (using network A to connect with PC)

Date: 2013-12-27
PC: IP address is set as “198.87.96.102”, subnet mask is set as “255.255.255.0”
The IP address and subnet mask of protection device should be [IP_LAN1]= 198.87.96.XXX,
[Mask_LAN1]=255.255.255.0, [En_LAN1]=1. (XXX can be any value from 0 to 255 except 102)
If the logic setting [En_LAN1] is non-available, it means that network A is always enabled.
NR1102C
ETHERNET
Network A
Network B
SYN+
SYN-
SGND
GND
RTS
TXD
SGND
Figure 8.1-5 Rear view and terminal definition of NR1102C
Note!
If using other Ethernet port, for example, Ethernet B, the logic setting [En_LAN2] must be
set as “1”.
8.2 Menu Tree

8.2.1 Overview
Press “▲” of any running interface and enter the main menu. Select different submenu by “▲” and
“▼”. Enter the selected submenu by pressing “ENT” or “►”. Press “◄” and return to the previous
menu. Press “ESC” back to main menu directly. For sake of entering the command menu again, a
command menu will be recorded in the quick menu after its execution. Five latest command
menus can be recorded in the quick menu. When five command menus are recorded, the latest
command menu will cover the earliest one, adopting the “first in first out” principle. It is arranged
from top to bottom and in accordance with the execution order of command menus.
Press “▲” to enter the main menu with the interface as shown in the following diagram:

Date: 2013-12-27
MainMenu
Language
Clock
Quick Menu
For the first powered device, there is no record in quick menu. Press “▲” to enter the main menu
with the interface as shown in the following diagram:
Measurements
Status
Records
Settings
Print
Local Cmd
Information
Test
Clock
Language
The descriptions about menu are based on the maximized configuration, for a specific project, if
some function is not available, the corresponding submenu will hidden.
8.2.2 Main Menus

The menu of PCS-931 is organized into main menu and submenus, much like a PC directory
structure. The menu of PCS-931 is divided into 10 sections:

Date: 2013-12-27
Main Menu
Measurements
Status
Records
Settings
Print
Local Cmd
Information
Test
Clock
Language
Figure 8.2-1 Menu tree
Under main interface, press “▲” to enter main menu, and select submenu by pressing “▲”, “▼”
and “ENT”. The command menu adopts a tree shaped content structure. The above diagram
provides the integral structure and all main menus (first-level menus) under menu tree of the
device.
8.2.3 Sub Menus

8.2.3.1 Measurements
Main Menu
Measurements
Measurements1
Measurements2
Measurements3
This menu is used to display real-time measured values, including AC voltage, AC current, phase
angle and calculated quantities. These data can help users to acquaint the device′s status. This
menu comprises following submenus. Please refer to section “Measurement” about the detailed
measured values.

Date: 2013-12-27
No. Item Function description
Display measured values from protection calculation DSP (Displayed in

1 Measurements1
secondary value)
Display measured values from fault detector DSP (Displayed in

2 Measurements2
secondary value)
3 Measurements3 Display measured primary values and other calculated quantities
8.2.3.2 Status
Main Menu
Status
Inputs
Outputs
Superv State
This menu is used to display real time input signals, output signals and alarm signals of the device.
These data can help users to acquaint the device′s status. This menu comprises following
submenus. Please respectively refer to section “Signal List” about the detailed introduction of input
signals and output signals, and section “Supervision Alarms” about the detailed introduction of
alarm signals.
1 Inputs Display all input signal states
2 Outputs Display all output signal states
3 Superv State Display supervision alarm states
The submenu “Inputs” comprises the following command menus.
Main Menu
Status
Inputs
Contact Inputs
GOOSE Inputs
Prot Ch Inputs
1 Contact Inputs Display states of binary inputs derived from opto-isolated channels

Date: 2013-12-27
2 GOOSE Inputs Display states of GOOSE binary inputs.
3 Prot Ch Inputs Display states of binary inputs received from protection channel.
The submenu “Outputs” comprises the following command menus.
Main Menu
Status
Outputs
Contact Outputs
GOOSE Outputs
Interlock Status
Prot Ch Outputs
1 Contact Outputs Display states of contact binary outputs
2 GOOSE Outputs Display states of GOOSE binary outputs
3 Interlock Status Display states of interlock result of each remote control.
4 Prot Ch Outputs Display states of channel outputs
The submenu “Superv State” comprises the following command menus.
Main Menu
Status
Superv State
Prot Superv
FD Superv
GOOSE Superv
SV Superv
1 Prot Superv Display states of self-supervision signals from protection calculation DSP
2 FD Superv Display states of self-supervision signals from fault detector DSP
3 GOOSE Superv Display states of GOOSE self-supervision signals

Date: 2013-12-27
4 SV Superv Display states of SV self-supervision signals
8.2.3.3 Records
Main Menu
Records
Disturb Records
Superv Events
IO Events
Device Logs
Control Logs
Clear Records
This menu is used to display all kinds of records, including the disturbance records, supervision
events, binary events and device logs, so that the operator can load to view and use as the
reference of analyzing accidents and repairing the device. All records are stored in non-volatile
memory, it can still record them even if it loses its power.
This menu comprises the following submenus.

1 Disturb Records Display disturbance records of the device
2 Superv Events Display supervision events of the device
3 IO Events Display binary events of the device
4 Device Logs Display device logs of the device
5 Control Logs Display control logs of the device
6 Clear Records Clear all records.
8.2.3.4 Settings
Main Menu
Settings
System Settings
Prot Settings
BCU Settings
Logic Links
Device Setup
This menu is used to check the device setup, system parameters, protection settings and logic

Date: 2013-12-27
links settings, as well as modifying any of the above setting items. Moreover, it can also execute
the setting copy between different setting groups.
1 System Settings Check or modify the system parameters
2 Prot Settings Check or modify the protection settings
3 BCU Settings Check or modify the measurement and control settings
Check or modify the logic links settings, including function links, SV links,
4 Logic Links
GOOSE links and spare links
5 Device Setup Check or modify the device setup
The submenu “Prot Settings” includes the following command menus.

Date: 2013-12-27
Main Menu
Settings
Prot Settings
Line Settings
FD Settings
AuxE Settings
Direction Settings
DiffP Settings
Rmt CommCh Settings
DPFC Dist Settings
LoadEnch Settings
Mho Dist Settings
Quad Dist Settings
ROC Settings
SOTF Settings
OC Settings
VTF OC Settings
BRC Settings
RevPower Settings
BFP Settings
Deadzone Settings
OV Settings
UV Settings
ThOvld Settings
PD Settings
Stub Settings
FreqProt Settings
MiscProt Settings
VTS/CTS Settings
Trip Logic Settings
AR/Syn Settings
Copy Settings

Date: 2013-12-27
1 Line Settings Check or modify line parameters
2 FD Settings Check or modify fault detector element settings
3 AuxE Settings Check or modify auxiliary element settings
4 Direction Settings Check or modify direction control element settings
5 DiffP Settings Check or modify current differential protection settings
6 Rmt CommCh Settings Check or modify optical pilot channel settings
7 DPFC Dist Settings Check or modify DPFC distance protection settings
8 LoadEnch Settings Check or modify load encroachment settings
9 Mho Dist Settings Check or modify distance protection with mho characteristic settings
10 Quad Dist Settings Check or modify distance protection with Quad characteristic settings
11 ROC Settings Check or modify directional earth-fault protection settings
12 SOTF Settings Check or modify SOTF distance and overcurrent protection settings
13 OC Settings Check or modify phase overcurrent protection settings
14 VTF OC Settings Check or modify overcurrent protection settings for VT circuit failure
15 BRC Settings Check or modify broken conductor protection settings
16 RevPower Settings Check or modify reverse power protection settings
17 BFP Settings Check or modify breaker failure protection settings
18 Deadzone Settings Check or modify dead zone settings
19 OV Settings Check or modify overvoltage protection settings
20 UV Settings Check or modify undervoltage protection settings
21 ThOvld Settings Check or modify thermal overload protection settings
22 PD Settings Check or modify pole discrepancy protection settings
23 Stub Settings Check or modify stub overcurrent protection settings
24 FreqProt Settings Check or modify frequency protection settings
25 MiscProt Settings Check or modify miscellaneous settings
26 VTS/CTS Settings Check or modify VT circuit supervision and CT circuit supervision settings
27 Trip Logic Settings Check or modify trippling logic settings
28 AR/Syn Settings Check or modify synchronism check and auto-reclosing settings
29 Copy Settings Copy setting between different setting groups
The submenu “BCU Settings” includes the following command menus.

Date: 2013-12-27
Main Menu
Settings
BCU Settings
Syn Settings
BI Settings
Control Settings
Interlock Settings
1 Syn Settings Check or modify manual sysnchronism check settings
2 BI Settings Check or modify binary input settings
3 Control Settings Check or modify control settings
4 Interlock Settings Check or modify interlock settings
The submenu “Logic Links” comprises the following command menus.
Main Menu
Settings
Logic Links
Function Links
GOOSE Links
SV Links
Spare Links
1 Function Links Check or modify function links settings
2 GOOSE Links Check or modify GOOSE links settings
3 SV Links Check or modify SV links settings
4 Spare Links Check or modify spare links settings (used for programmable logic)
The submenu “GOOSE Links” includes the following command menus.

Date: 2013-12-27
Main Menu
Settings
Logic Links
GOOSE Links
GOOSE Send Links
GOOSE Recv Links
1 GOOSE Send Links Check or modify GOOSE sending links settings
2 GOOSE Recv Links Check or modify GOOSE receiving links settings
The submenu “Device Setup” comprises the following command menus.
Main Menu
Settings
Device Setup
Device Settings
Comm Settings
Label Settings
1 Device Settings Check or modify the device settings.
2 Comm Settings Check or modify the communication settings.
3 Label Settings Check or modify the label settings of each protection element.

Date: 2013-12-27
8.2.3.5 Print
Main Menu
Print
Device Info
Settings
Disturb Records
Superv Events
IO Events
Prot Ch Superv
Prot Ch Statistics
Device Status
Waveforms
IEC103 Info
Cancel Print
This menu is used to print device description, settings, all kinds of records, waveforms, information
related with IEC60870-5-103 protocol, channel state and channel statistic.
Print the description information of the device, including software

1 Device Info
version.
Print device setup, system parameters, protection settings and logic

links settings. It can print by different classifications as well as printing all
2 Settings
settings of the device. Besides, it can also print the latest modified
settings.
3 Disturb Records Print the disturbance records
4 Superv Events Print the supervision events
5 IO Events Print the binary events
Print the self-check information of optical fibre channel, which is made of

6 Prot Ch Superv some hexadecimal characters and used to developer analyze channel
state
Print the statistic report of optical fibre channel, which is formed A.M.
7 Prot Ch Statistics
9:00 every day
Print the current state of the device, including the sampled value of
8 Device Status
voltage and current, the state of binary inputs, setting and so on

Date: 2013-12-27
9 Waveforms Print the recorded waveforms
Print 103 Protocol information, including function type (FUN),

10 IEC103 Info information serial number (INF), general classification service group
number, and channel number (ACC)
11 Cancel Print Cancel the print command
The submenu “Settings” comprises the following submenus.
Main Menu
Print
Settings
System Settings
Prot Settings
BCU Settings
Logic Links
Device Setup
All Settings
Latest Chgd Settings
1 System Settings Print the system parameters
2 Prot Settings Print the protection settings
3 BCU Settings Print the measurement and control settings
4 Logic Links Print the logic links settings
5 Device Setup Print the settings related to device setup
Print all settings including device setup, system parameters, protection

6 All Settings
settings and logic links settings
7 Latest Chgd Settings Print the setting latest modified
The submenu “Prot Settings” comprises the following command menus.

Date: 2013-12-27
Main Menu
Print
Settings
Prot Settings
Line Settings
FD Settings
AuxE Settings
Direction Settings
DiffP Settings
Rmt CommCh Settings
DPFC Dist Settings
LoadEnch Settings
Mho Dist Settings
Quad Dist Settings
ROC Settings
SOTF Settings
OC Settings
VTF OC Settings
BRC Settings
RevPower Settings
BFP Settings
Deadzone Settings
OV Settings
UV Settings
ThOvld Settings
PD Settings
Stub Settings
FreqProt Settings
MiscProt Settings
VTS/CTS Settings
Trip Logic Settings
AR/Syn Settings
All Settings

Date: 2013-12-27
1 Line Settings Print line parameters
2 FD Settings Print fault detector element settings
3 AuxE Settings Print auxiliary element settings
4 Direction Settings Print direction control element settings
5 DiffP Settings Print current differential protection settings
6 Rmt CommCh Settings Print optical pilot channel settings
7 DPFC Dist Settings Print y DPFC distance protection settings
8 LoadEnch Settings Print load encroachment settings
9 Mho Dist Settings Print distance protection with mho characteristic settings
10 Quad Dist Settings Print distance protection with Quad characteristic settings
11 ROC Settings Print directional earth-fault protection settings
12 SOTF Settings Print SOTF distance and overcurrent protection settings
13 OC Settings Print phase overcurrent protection settings
14 VTF OC Settings Print overcurrent protection settings for VT circuit failure
15 BRC Settings Print broken conductor protection settings
16 RevPower Settings Print reverse power protection settings
17 BFP Settings Print breaker failure protection settings
18 Deadzone Settings Print dead zone settings
19 OV Settings Print overvoltage protection settings
20 UV Settings Print undervoltage protection settings
21 ThOvld Settings Print thermal overload protection settings
22 PD Settings Print pole discrepancy protection settings
23 Stub Settings Print stub overcurrent protection settings
24 FreqProt Settings Print frequency protection settings
25 MiscProt Settings Print miscellaneous settings
26 VTS/CTS Settings Print VT circuit supervision and CT circuit supervision settings
27 Trip Logic Settings Print trippling logic settings
28 AR/Syn Settings Print synchronism check and auto-reclosing settings
29 All Settings Print all settings included in “Prot Settings” submenu
The submenu “BCU Settings” includes the following command menus.

Date: 2013-12-27
Main Menu
Print
Settings
BCU Settings
Syn Settings
BI Settings
Control Settings
Interlock Settings
All Settings
1 Syn Settings Print manual sysnchronism check settings
2 BI Settings Print binary input settings
3 Control Settings Print control settings
4 Interlock Settings Print interlock settings
5 All Settings Print all settings included in “BCU Settings” submenu
The submenu “Logic Links” comprises the following command menus.
Main Menu
Print
Settings
Logic Links
Function Links
GOOSE Links
SV Links
Spare Links
All Settings
1 Function Links Print function links settings

Date: 2013-12-27
2 GOOSE Links Print GOOSE links settings
3 SV Links Print SV links settings
4 Spare Links Print spare links settings (used for programmable logic)
5 All Settings Print all settings included in “Logic Links” submenu
The submenu “GOOSE Links” comprises the following command menus.
Main Menu
Print
Settings
Logic Links
GOOSE Links
GOOSE Send Links
GOOSE Recv Links
1 GOOSE Send Links Print GOOSE sending links settings
2 GOOSE Recv Links Print GOOSE receiving links settings
The submenu “Device Setup” comprises the following command menus.
Main Menu
Print
Settings
Device Setup
Device Settings
Comm Settings
Label Settings
All Settings
1 Device Settings Print the device settings.
2 Comm Settings Print the communication settings.

Date: 2013-12-27
3 Label Settings Print the label settings of each protection element.
4 All Settings Print all settings included in “Device Setup” submenu
The submenu “Prot Ch Superv” comprises the following command menus.
Main Menu
Print
Prot Ch Superv
Channel 1
Channel 2
Print the self-check information of optical fibre channel 1, which is made of some
1 Channel 1
hexadecimal characters and used to developer analyze channel state
Print the self-check information of optical fibre channel 2, which is made of some
2 Channel 2
hexadecimal characters and used to developer analyze channel state
The submenu “Prot Ch Statistics” includes the following command menus.
Main Menu
Print
Prot Ch Statistics
Channel 1
Channel 2
Print the statistic report of optical fibre channel 1, which is formed A.M. 9:00 every
1 Channel 1
day
Print the statistic report of optical fibre channel 2, which is formed A.M. 9:00 every
2 Channel 2
day
The submenu “Waveforms” includes the following command menus.

Date: 2013-12-27
Main Menu
Print
Waveforms
Wave
1 Wave Print the recorded current and voltage waveforms
8.2.3.6 Local Cmd
Main Menu
Local Cmd
Reset Target
Trig Oscillograph
Control
Download
Clear Counter
Clear AR Counter
Clear Energy Counter
This menu is used to reset the tripping relay with latch, indicator LED, LCD display, and as same
as the reset function of binary inputs. This menu provides a method of manually recording the
current waveform data of the device under normal condition for printing and uploading SAS.
Besides, it can send out the request of program download, clear statistic information about
GOOSE, SV, AR, FO channel and energy.
1 Reset Target Reset the local signal, indicator LED, LCD display and so on
2 Trig Oscillograph Trigger waveform recording
3 Control Manually operating to trip, close output or for signaling purpose
4 Download Send out the request of downloading program
5 Clear Counter Clear GOOSE, SV and FO channel statistic data
6 Clear AR Counter Clear AR statistic data
7 Clear Energy Counter Clear all energy metering values (i.e., PHr+_Pri, PHr-_Pri, Qr+_Pri,

Date: 2013-12-27
QHr-_Pri)
8.2.3.7 Information
Main Menu
Information
Version Info
Board Info
In this menu, LCD can display software information of all kinds of intelligent plug-in modules,
which consists of version, creating time of software, CRC codes and management sequence
number. Besides, plug-in module information can also be viewed.
This menu comprises the following command menus.
Display software information of DSP module, MON module and HMI module,
1 Version Info which consists of version, creating time of software, CRC codes and
management sequence number.
2 Board Info Monitor the current working state of each intelligent module.
8.2.3.8 Test
Main Menu
Test
Prot Ch Counter
GOOSE Comm Counter
SV Comm Counter
Device Test
AR Counter
This menu is mainly used for developers to debug the program and for engineers to maintain the
device. It can be used to fulfill the communication test function. It is also used to generate all kinds
of reports or events to transmit to the SAS without any external input, so as to debug the
communication on site. Besides, it can also display statistic information about GOOSE, SV, AR
and FO channel.

Date: 2013-12-27
1 Prot Ch Counter Check communication statistics data of protection FO channel
2 GOOSE Counter Check communication statistics data of GOOSE
3 SV Counter Check communication statistics data of SV (Sampled Values)
Automatically generate all kinds of reports or events to transmit to SCADA,

including disturbance records, self-supervision events and binary events. It can
4 Device Test
realize the report uploading by different classification, as well as the uploading
of all kinds of reports
5 AR Counter Check AR counters
The submenu “Prot Ch Counter” comprises the following command menus.
Main Menu
Test
Prot Ch Counter
Ch1 Counter
Ch2 Counter
1 Ch1 Counter Check communication statistic information of channel 1
2 Ch2 Counter Check communication statistic information of channel 2
The submenu “Device Test” comprises the following submenus.
Main Menu
Test
Device Test
Disturb Events
Superv Events
IO Events
View the relevant information about disturbance records (only used for
1 Disturb Events
debugging persons)

Date: 2013-12-27
View the relevant information about supervision events (only used for
2 Superv Events
debugging persons)
View the relevant information about binary events (only used for debugging
3 IO Events
persons)
Users can respectively execute the test automatically or manually by selecting commands “All
Test” or “Select Test”.
The submenu “Disturb Events” comprises the following command menus.
Main Menu
Test
Device Test
Disturb Events
All Test
Select Test
1 All Test Ordinal test of all protection elements
2 Select Test Selective test of corresponding classification
The submenu “Superv Events” comprises the following command menus.
Main Menu
Test
Device Test
Superv Events
All Test
Select Test
1 All Test Ordinal test of all self-supervisions
The submenu “IO Events” comprises the following command menus.

Date: 2013-12-27
Main Menu
Test
Device Test
IO Events
All Test
Select Test
1 All Test Ordinal test of change of all binary inputs
8.2.3.9 Clock
The current time of internal clock can be viewed here. The time is displayed in the form
YY-MM-DD and hh:mm:ss. All values are presented with digits and can be modified.
8.2.3.10 Language
This menu is mainly used to set LCD display language.
8.3 LCD Display

8.3.1 Overview
There are some kinds of LCD display, SLD (single line diagram) display, disturbance records,
supervison events, IO events, control logs and device logs. Disturbance records and supervison
events will not disappear until them are acknowledged by pressing the “RESET” button in the
protection panel (i.e. energizing the binary input [BI_RstTarg]). If any event is detected, the
corresponding event display will pop up automatically, and user can keep pressing “ENT” and then
press “ESC” to switch between normal display and event display. IO events will be displayed for 5s
and then it will return to the previous display interface automatically. Device logs will not pop up
and can only be viewed by navigating the corresponding menu.
8.3.2 Normal Display

After the device is powered and entered into the initiating interface, it takes tens of seconds to
complete the initialization of the device. During the initialization of the device, the “HEALTHY”
indicator lamp of the device goes out.
The device can display single line diagram (SLD) and primary operation information, it can support
wiring configuration function. LCD configuration file can be downloaded via the network. Remote
control operation through single line diagram is also supported.

Date: 2013-12-27
Under normal condition, LCD will display the following interface. LCD adopts white color as its
backlight that is activated if once there is any keyboard operation, moreover, the backlight will be
extinguished automatically if no keyboard operation is detected for a duration.
S 2010-06-08 10:10:00
Ia 0.00A
Ib 0.00A
Ic 0.00A
3I0 0.00A
Ua 0.02V
Ub 0.00V
Uc 0.00V
3U0 0.02V
U_Syn 0.00V
f 50.00Hz
Addr 24343 Group 01
The content displayed on the screen contains: the current date and time of the device (with a
format of yyyy-mm-dd hh:mm:ss:), the active setting group number, three-phase current sampling
value, residual current sampling value, three-phase voltage sampling value, residual voltage
sampling value, the synchronism voltage sampling value, line frequency and the address relevant
to IP address of Ethernet A. If all the sampling values of the voltage and the current can’t be fully
displayed within one screen, they will be scrolling-displayed automatically from the top to the
bottom.
If IP address of Ethernet A is “xxx.xxx.a.b”, the displayed address equals to (a×256+b). For

example, If IP address of Ethernet A is “198.087.095.023”, the displayed address will be “95×
256+23=24343”.
If the device has detected any abnormal state, it′ll display the self-check alarm information.
“S” indicates that device clock is synchronized. If “S” disappears, it means that device clock is not
synchronized.
8.3.3 Display Disturbance Records

This device can store up to 32 groups of disturbance records with fault waveform. Each group
consists of disturbance records of operation elements and corresponding fault detector elements.
Up to 1024 disturbance records can be stored in this device. If there is protection element
operation, LCD will automatically display the latest group of disturbance records, and two kinds of
LCD display interfaces will be available depending on whether there are supervision events or not.
For the situation that the disturbance records and the supervision events coexist, the upper half
part is the disturbance record, and the lower half part is the supervision event. The following items

Date: 2013-12-27
are listed in the upper half part: record No., record name, generation time of the disturbance
record. If there is protection element operation, faulty phase and relative operation time (with
reference to the corresponding fault detector element) will be displayed. If the disturbance records
can not be displayed in one page, they will be displayed in several pages alternately.
If there is no supervision event, disturbance records will be displayed as shown in the following
figure.
NO.001 2013-01-15 13:22:23:669 Disturb
0000ms FD.DPFC.Pkp
0024ms AB 21Q.Z1.Op
If the device has the supervision event, the display interface will show the disturbance record and
the supervision event at the same time.
NO.001 2013-01-15 13:22:23:669 Disturb
0000ms FD.DPFC.Pkp
0024ms AB 21Q.Z1.Op
Superv Events
Alm_Device
NO.001 shows the SOE No. of the disturbance record.

Date: 2013-12-27
2013-01-15 13:22:23:669 shows the time of the disturbance record, the format is
“yyyy-mm-dd hh:mm:ss:fff”.
Disturb shows the title of the disturbance record.
0000ms FD.DPFC.Pkp shows fault detector element and its operation time (set as
“0000ms” fixedly).
0024ms AB 21Q.Z1.Op shows operation element and its relative operation time (with
reference to the corresponding fault detector element).
All the protection elements have been listed in chapter “Operation Theory”, and please refer to
each protection element for details. The reports related to oscillography function are showed in the
following table.
Table 8.3-1 Tripping report messages
No. Message Description

1 TrigDFR_Man Oscillography function is triggered manually.
2 TrigDFR_Rmt Oscillography function is triggered remotely.
Oscillography function is triggered by binary input [BI_TrigDFR]. The
3 TrigDFR_BI binary input [BI_TrigDFR] is configurable, and it can be designated to
internal signal or external input.
8.3.4 Display Supervision Event

This device can store 1024 pieces of supervision events. During the running of the device, the
supervision event of hardware self-check errors or system running abnormity will be displayed
immediately.
S Superv Events
Alm_Device
Alm_Version
S indicates that device clock is synchronized. If “S” disappears, it

means that device clock is not synchronized.

Date: 2013-12-27
Superv Events shows the title of the supervision events.
Alm_Device shows the contents of supervision events.
Alm_Version
8.3.5 Display IO Events

This device can store 1024 pieces of binary events. During the running of the device, the binary
input will be displayed once its state has changed, i.e. from “0” to “1” or from “1” to “0”.
NO.001 2013-01-15 13:31:23:669 IO Chg
BI_Maintenance 0 1
NO.001 shows the No. of the binary event.
2013-01-15 13:31:23:669 shows date and time when the report occurred, the format is
“yyyy-mm-dd hh:mm:ss:fff”.
IO Chg shows the title of the binary event.
BI_Maintenance 0→1 shows the state change of binary input, including binary input
name, original state and final state.
8.3.6 Display Device Logs

This device can store 1024 pieces of device logs. Please refer to section 8.4.3 for LCD operation

Date: 2013-12-27
4. Device Logs NO.4

2008-11-28 10:18:47:569ms
Reboot
Device Logs NO. 4 shows the title and the number of the device log
2008-11-28 10:18:47:569 shows date and time when the report occurred, the format is
year–month-date and hour:minute:second:millisecond
Reboot shows the manipulation content of the device log
User operating information listed below may be displayed.
Table 8.3-2 User operating event list
No. Message Description

1 Reboot The device has been reboot.
2 Settings_Chg The device′s settings have been changed.
3 ActiveGrp_Chgd Active setting group has been changed.
4 Report_Cleared All reports have been deleted. (Device logs can not be deleted)
5 Waveform_Cleared All waveforms have been deleted.
6 Process_Exit A process has exited.
7 Counter_Cleared Clear counter
It will be displayed on LCD before disturbance records and supervision events are confirmed. Only
pressing both “ENT” and “ESC” at the same time can switch among disturbance records,
supervision events and the normal running state of the device to display it. IO events will be
displayed for 5s and then it will return to the previous display interface automatically.
8.4 Keypad Operation

8.4.1 View Device Measurements
The operation is as follows:
1. Press the “▲” to enter the main menu;
2. Press the “▲” or “▼” to move the cursor to the “Measurements” menu, and then press

Date: 2013-12-27
the “ENT” or “►” to enter the menu;
3. Press the “▲” or “▼” to move the cursor to any command menu, and then press the
“ENT” to enter the menu;
4. Press the “▲” or “▼” to page up/down (if all information cannot be displayed in one
display screen, one screen can display 14 lines of information at most);
5. Press the “◄” or “►” to select pervious or next command menu;
6. Press the “ENT” or “ESC” to exit this menu (returning to the “Measurements” menu);
8.4.2 View Device Status

1. Press the key “▲” to enter the main menu.
2. Press the key “▲” or “▼” to move the cursor to the “Status” menu, and then press the
“ENT” or “►” to enter the menu.
3. Press the key “▲” or “▼” to move the cursor to any command menu item, and then press
the key “ENT” to enter the submenu.
4. Press the “▲” or “▼” to page up/down (if all information cannot be displayed in one
display screen, one screen can display 14 lines of information at most).
5. Press the key “◄” or “►” to select pervious or next command menu.
6. Press the key “ENT” or “ESC” to exit this menu (returning to the “Status” menu).
8.4.3 View Device Records

2. Press the “▲” or “▼” to move the cursor to the “Records” menu, and then press the
“ENT” or “►” to enter the menu;
4. Press the “▲” or “▼” to page up/down;
5. Press the “＋” or “－” to select pervious or next record;
7. Press the “ENT” or “ESC” to exit this menu (returning to the “Records” menu);
8.4.4 Print Device Records


Date: 2013-12-27
2. Press the “▲” or “▼” to move the cursor to the “Print” menu, and then press the “ENT” or
“►” to enter the menu;
 Selecting the “Disturb Records”, and then press the “＋” or “－” to select pervious
or next record. After pressing the key “ENT”, the LCD will display “Start Printing... ”,
and then automatically exit this menu (returning to the menu “Print”). If the printer
doesn’t complete its current print task and re-start it for printing, and the LCD will
display “Printer Busy…”. Press the key “ESC” to exit this menu (returning to the
menu “Print”).
 Selecting the command menu “Superv Events” or “IO Events”, and then press the
key “▲” or “▼” to move the cursor. Press the “＋” or “－” to select the starting and
ending numbers of printing message. After pressing the key “ENT”, the LCD will
display “Start Printing…”, and then automatically exit this menu (returning to the
menu “Print”). Press the key “ESC” to exit this menu (returning to the menu “Print”).
4. If selecting the command menu “Device Info”, “Device Status“ or “IEC103 Info”, press
the key “ENT”, the LCD will display “Start printing..”, and then automatically exit this menu
(returning to the menu “Print”).
5. If selecting the “Settings”, press the key “ENT” or “►” to enter the next level of menu.
6. After entering the submenu “Settings”, press the key “▲” or “▼” to move the cursor, and
then press the key “ENT” to print the corresponding default value. If selecting any item to
printing:
Press the key “＋” or “－” to select the setting group to be printed. After pressing the key
“ENT”, the LCD will display “Start Printing…”, and then automatically exit this menu
(returning to the menu “Settings”). Press the key “ESC” to exit this menu (returning to the
menu “Settings”).
7. After entering the submenu “Waveforms”, press the “＋” or “－” to select the waveform
item to be printed and press ”ENT” to enter. If there is no any waveform data, the LCD will
display “No Waveform Data!” (Before executing the command menu “Waveforms”, it is
necessary to execute the command menu “Trig Oscillograph” in the menu “Local Cmd”,
otherwise the LCD will display “No Waveform Data!”). With waveform data existing:
Press the key “＋” or “－” to select pervious or next record. After pressing the key “ENT”, the LCD
will display “Start Printing…”, and then automatically exit this menu (returning to the menu
“Waveforms”). If the printer does not complete its current print task and re-start it for printing, and
the LCD will display “Printer Busy…”. Press the key “ESC” to exit this menu (returning to the menu
“Waveforms”).
8.4.5 View Device Setting


Date: 2013-12-27
2. Press the “▲” or “▼” to move the cursor to the “Settings” menu, and then press the
4. Press the “▲” or “▼” to move the cursor;
5. Press the “+” or “-” to page up/down;
7. Press the “ESC” to exit this menu (returning to the menu “Settings”).
Note!
If the displayed information exceeds 14 lines, the scroll bar will appear on the right side of
the LCD to indicate the quantity of all displayed information of the command menu and the
relative location of information where the current cursor points at.
8.4.6 Modify Device Setting

4. Press the “▲” or “▼” to move the cursor;
5. Press the “+” or “-” to page up/down;
7. Press the “ESC” to exit this menu (returning to the menu “Settings” );
8. If selecting the command menu “System Settings”, move the cursor to the setting item
to be modified, and then press the “ENT”;
Press the “＋” or “－” to modify the value (if the modified value is of multi-bit, press the “◄” or “►”
to move the cursor to the digit bit, and then press the “＋” or “－” to modify the value), press the
“ESC” to cancel the modification and return to the displayed interface of the command menu
“System Settings”. Press the “ENT” to automatically exit this menu (returning to the displayed
interface of the command menu “System Settings”).
Move the cursor to continue modifying other setting items. After all setting values are modified,
press the “◄”, “►” or “ESC”, and the LCD will display “Save or Not?”. Directly press the “ESC” or

Date: 2013-12-27
press the “◄” or “►” to move the cursor. Select the “Cancel”, and then press the “ENT” to
automatically exit this menu (returning to the displayed interface of the command menu “System
Settings”).
Press the “◄” or “►” to move the cursor. Select “No” and press the “ENT”, all modified setting item
will restore to its original value, exit this menu (returning to the menu “Settings”).
Press the “◄” or “►” to move the cursor to select “Yes”, and then press the “ENT”, the LCD will
display password input interface.
Password:
____
Input a 4-bit password (“＋”, “◄”, “▲” and “－”). If the password is incorrect, continue inputting it,
and then press the “ESC” to exit the password input interface and return to the displayed interface
of the command menu “System Settings”. If the password is correct, LCD will display “Save
Setting Now…”, and then exit this menu (returning to the displayed interface of the command
menu “System Settings”), with all modified setting items as modified values.
Note!
For different setting items, their displayed interfaces are different but their modification
methods are the same. The following is ditto.
9. If selecting the submenu “Prot Settings”, and press “ENT” to enter. After selecting
different command menu, the LCD will display the following interface: (take “FD
Settings” as an example)

Date: 2013-12-27
Line Settings
Please Select Group for Config
Active Group: 01
Selected Group: 02
Press the “＋” or “－” to modify the value, and then press the “ENT” to enter it. Move the cursor to
the setting item to be modified, press the “ENT” to enter.
Take the setting [FD.DPFC.I_Set] as an example is selected to modify, then press the “ENT” to
enter and the LCD will display the following interface. is shown the “＋” or “－” to modify the value
and then press the “ENT” to confirm.
FD.DPFC.I_Set
Current Value 0.200
Modified Value 0.202
Min Value 0.050
Max Value 30.000
Note!
After modifying protection settings in current active setting group or system parameters of
the device, the “HEALTHY” LED indicator the device will be lit off, and the MON module
will check the new settings. If the abnormality is detected during the setting check,
corresponding alarm signals will be issued. Moreover, if the critical error is detected, the
device will be blocked.

Date: 2013-12-27
8.4.7 Copy Device Setting

3. Press the “▲” or “▼” to move the cursor to the command menu “Copy Settings”, and
then press the “ENT” to enter the menu.
Copy Settings
Active Group: 01
Copy To Group: 02
Press the “＋” or “－” to modify the value. Press the “ESC”, and return to the menu “Settings”.
Press the “ENT”, the LCD will display the interface for password input, if the password is incorrect,
continue inputting it, press the “ESC” to exit the password input interface and return to the menu
“Settings”. If the password is correct, the LCD will display “copy setting OK!”, and exit this menu
(returning to the menu “Settings”).
8.4.8 Switch Setting Group

1. Exit the main menu;
2. Press the “GRP”

Date: 2013-12-27
Change Active Group
Active Group: 01
Change To Group: 02
Press the “＋” or “－” to modify the value, and then press the “ESC” to exit this menu (returning to
the main menu). After pressing the “ENT”, the LCD will display the password input interface. If the
password is incorrect, continue inputting it, and then press the “ESC” to exit the password input
interface and return to its original state. If the password is correct, the “HEALTHY” indicator lamp
of the protection device will go out, and the protection device will re-check the protection setting. If
the check doesn’t pass, the protection device will be blocked. If the check is successful, the LCD
will return to its original state.
8.4.9 Delete Device Records

1. Exit the main menu;
2. Press the “＋”, “－”, “＋”, “－” and “ENT”; Press the “ESC” to exit this menu (returning to
the original state). Press the “ENT” to carry out the deletion.
Press <ENT> To Clear

Press <ESC> To Exit

Date: 2013-12-27
Note!
The operation of deleting device message will delete all messages saved by the protection
device, including disturbance records, supervision events, binary events, but not including
device logs. Furthermore, the message is irrecoverable after deletion, so the application of
the function shall be cautious.
8.4.10 Remote Control

Control operation method is introduced as below:
2. Press the key “▲” or “▼” to move the cursor to the command menu “Local Cmd”, and
then press the key “ENT” to enter submenus. Press the key “▲” or “▼” to move the
cursor to the command menu “Control”, and then press the key “ENT” to enter and the
following display will be shown on LCD.
Password:
000
Input a 3-bit password (“111”). If the password is incorrect, continue inputting it, and then press the
“ESC” to exit the password input interface and return to the displayed interface of the command
menu “Control”. If the password is correct, it will go to the following step.
3. Press the key “▲” or “▼” to move the cursor to the control object and press the key
“ENT” to select control object.

Date: 2013-12-27
Control
Step1: select Control Object
1. CSWI01
2. CSWI02
3. CSWI03
4. CSWI04
5. CSWI05
6. CSWI06
7. CSWI07
8. CSWI08
9. CSWI09
10. CSWI10
4. Press the key “◄” or “►” to select control command press the key “ENT” to the next step.
Three control commands are optional:
1) Open (Step down): Remote open
2) Close (Step up): Remote close
3) Stop: Reserved
CSWI01
Step2: select Control Command
Open(Lower) Close(Raise) (Stop)
NoCheck SynchroCheck DeadCheck

LoopCheck EF Line Selection
InterlockChk InterlockNotChk
Select Execute Cancel
Result
5. Press the key “◄” or “►” to select synchronism check mode and press the key “ENT” to
the next step.
Five synchronism check modes are optional:
1) NoCheck: Without any check
2) SynchroCheck: Synchronism-check mode

Date: 2013-12-27
3) DeadCheck: Dead check mode
4) LoopCheck: Reserved
5) EF Line Selection: Reserved
CSWI01
Step3: select Execution Condition

InterlockChk InterlockNotChk
Result
6. Press the key “◄” or “►” to select interlock mode and press the key “ENT” to next step.
Two interlock check modes are optional:
1) InterlockChk: Check interlocking criteria
2) InterlockNotChk: Not check interlocking criteria
CSWI01
Step4: select Interlock Condition

InterlockChk InterLockNotChk
Result
7. Press the key “◄” or “►” to select control type and press the key “ENT”.
As shown in the following figure, operation results will be shown after “Result” at the bottom of the
LCD.

Date: 2013-12-27
Three synchronism control types are optional:
1) Select: Select control object
2) Execute: Execute control operation
3) Cancel: Cancel control operation
CSWI01
Step5: select Control Type

InterlockChk InterLockNotChk
Result
Note!
“Exectue” operation must be operated after “Select” operation.
8.4.11 Modify Device Clock

2. Press the “▲” or “▼” to move the cursor to the “Clock” menu, and then press the “ENT”
to enter clock display
3. Press the “▲” or “▼” to move the cursor to the date or time to be modified;
4. Press the “+” or “-” to modify value, and then press the “ENT” to save the modification
and return to the main menu;
5. Press the “ESC” to cancel the modification and return to the main menu.

Date: 2013-12-27
Clock
Year: 2008
Month: 11
Day: 28
Hour: 20
Minute: 59
Second: 14
8.4.12 View Module Information

2. Press the “▲” or “▼” to move the cursor to the “Information” menu, and then press the
3. Press the “▲” or “▼” to move the cursor to the command menu “Board Info”, and then
press the “ENT” to enter the menu;
4. Press the “▲” or “▼” to move the scroll bar;
5. Press the “ENT” or “ESC” to exit this menu (returning to the “Information” menu).
8.4.13 Check Software Version

1. Press the “▲” to enter the main menu.
2. Press the “▲” or “▼” to move the cursor to the “Information” menu, and then press the
“ENT” to enter the submenu.
3. Press the key “▲” or “▼” to move the cursor to the command menu “Version Info”, and
then press the key “ENT” to display the software version.
4. Press the “ESC” to return to the main menu.
8.4.14 Communication Test

2. Press the key “▲” or “▼” to move the cursor to the “Test” menu, and then press the key
“ENT” or “►” to enter the menu.

Date: 2013-12-27
3. Press the key “▲” or “▼” to move the cursor to the submenu “Device Test”, and then
press the key “ENT” to enter the submenu,to select test item. If “Disturb Events”
“Superv Events” or “IO Events” is selected, two options “All Test” and “Select Test” are
provided.
4. Press the key “▲” or “▼” to move the cursor to select the corresponding command menu
“All Test” or “Select Test”. If selecting the “All Test”, press the “ENT”, and the device will
successively carry out all operation element message test one by one.
5. If “Select Test” is selected, press the key “ENT”. Press the “＋” or “－” to page up/down,
and then press the key “▲” or “▼” to move the scroll bar. Move the cursor to select the
corresponding protection element. Press the key “ENT” to execute the communication
test of this protection element, the substation automatic system (SAS) will receive the
corresponding message.
Note!
If no input operation is carried out within 60s, exit the communication transmission and
return to the “Test” menu, at this moment, the LCD will display “Communication Test
Timeout and Exiting...”.
Press the key “ESC” to exit this menu (returning to the menu “Test”, at this moment, the LCD will
display “Communication Test Exiting…”.
8.4.15 Select Language

2. Press the key “▲” or “▼” to move the cursor to the command menu “Language”, and
then press the key “ENT” to enter the menu and the following display will be shown on
LCD.
Please Select Language:
1 中文
2 English

Date: 2013-12-27
3. Press the key “▲” or “▼” to move the cursor to the language user preferred and press
the key “ENT” to execute language switching. After language switching is finished, LCD
will return to the menu “Language”, and the display language is changed. Otherwise,
press the key “ESC” to cancel language switching and return to the menu “Language”.
Note!
LCD interface provided in this chapter is only a reference and available for explaining
specific definition of LCD. The displayed interface of the actual device may be some
different from it, so you shall be subject to the actual protection device.

Date: 2013-12-27
Table of Contents
9 Configurable Function ...................................................................... 9-a
9.1 Overview .......................................................................................................... 9-1
9.2 Introduction on PCS-Explorer Software ........................................................ 9-1
9.3 Signal List ........................................................................................................ 9-1
9.3.1 Input Signal .......................................................................................................................... 9-2
9.3.2 Output Signal ..................................................................................................................... 9-10
List of Tables
Table 9.3-1 Input signals ............................................................................................................. 9-2
Table 9.3-2 Output signals ........................................................................................................ 9-10

Date: 2013-12-27

Date: 2013-12-27
9.1 Overview
By adoption of PCS-Explorer software, it is able to make device configuration, function

configuration, LCD configuration, binary input and binary output configuration, LED indicator
configuration and programming logic for PCS-931.
9.2 Introduction on PCS-Explorer Software
PCS-Explorer software is developed in order to meet customer’s demand on functions of UAPC

platform device such as device configuration and programmable design. It selects substation as
the core of data management and the device as fundamental unit, supporting one substation to
govern many devices. The software provides on-line and off-line functions: on-line mode: Ethernet
connected with the device supporting IEC60870-5-103 and capable of uploading and downloading
configuration files through Ethernet net; off-line mode: off-line setting configuration. In addition, it
also supports programmable logic to meet customer’s demand.
After function configuration is finished, disabled protection function will be hidden in the device and
in setting configuration list of PCS-Explorer Software. The user can select to show or hide some
setting by this way, and modify the setting value.
Please refer to the instruction manual “PCS-Explorer Auxiliary Software” for details.
Overall functions:
 Programmable logic (off-line function)
 Device configuration (off-line function)
 Function configuration (off-line function)
 LCD configuration (off-line function)
 LED indicators configuration (off-line function)
 Binary signals configuration (off-line function)
 Setting configuration (off-line & on-line function)
 Real-time display of analogue and digital quantity of device (on-line function)
 Display of sequence of report (SOE) (on-line function)
 Analysis of waveform (off-line & on-line function)
 File downloading/uploading (on-line function)
9.3 Signal List
If an input signal or output signal is gray in PCS-Explorer, it means that the input signal or output

Date: 2013-12-27
signal is not configurable. Otherwise, it is configurable signal.
9.3.1 Input Signal

All input signals of this device are listed in the following table.
Table 9.3-1 Input signals

Circuit breaker position supervision
1 52b_PhA Normally closed auxiliary contact of phase A of corresponding circuit breaker
2 52b_PhB Normally closed auxiliary contact of phase B of corresponding circuit breaker
3 52b_PhC Normally closed auxiliary contact of phase C of corresponding circuit breaker
4 ManCls External manual closing binary input, it is only applied to SOTF logic
5 52b Normally closed contact of three-phase of circuit breaker
6 52a Normally open contact of three-phase of circuit breaker
Control circuit failure (normally closed contact and normally open contact of
7 TCCS.Input three-phase circuit breaker are all de-energized due to DC power loss of
control circuit)
Auxiliary element
Current change auxiliary element enabling input, it is triggered from binary
8 AuxE.OCD.En
Current change auxiliary element blocking input, it is triggered from binary
9 AuxE.OCD.Blk
10 AuxE.ROC1.En
11 AuxE.ROC1.Blk
12 AuxE.ROC2.En
13 AuxE.ROC2.Blk
14 AuxE.ROC3.En
15 AuxE.ROC3.Blk
16 AuxE.OC1.En
17 AuxE.OC1.Blk
18 AuxE.OC2.En
19 AuxE.OC2.Blk
20 AuxE.OC3.En Stage 3 of phase current auxiliary element enabling input, it is triggered from

Date: 2013-12-27

21 AuxE.OC3.Blk
Voltage change auxiliary element enabling input, it is triggered from binary
22 AuxE.UVD.En
Voltage change auxiliary element blocking input, it is triggered from binary
23 AuxE.UVD.Blk
Phase-to-ground under voltage auxiliary element enabling input, it is triggered
24 AuxE.UVG.En
Phase-to-ground under voltage auxiliary element blocking input, it is triggered
25 AuxE.UVG.Blk
Phase-to-phase under voltage auxiliary element enabling input, it is triggered
26 AuxE.UVS.En
Phase-to-phase under voltage auxiliary element blocking input, it is triggered
27 AuxE.UVS.Blk
Residual voltage auxiliary element enabling input, it is triggered from binary
28 AuxE.ROV.En
Residual voltage auxiliary element blocking input, it is triggered from binary
29 AuxE.ROV.Blk
Distance protection
DPFC distance protection enabling input, it is triggered from binary input or
30 21D.En_DPFC
DPFC distance protection blocking input, it is triggered from binary input or
31 21D.Blk_DPFC
Load trapezoid characteristic enabling input, it is triggered from binary input or
32 LoadEnch.En
Load trapezoid characteristic blocking input, it is triggered from binary input or
33 LoadEnch.Blk
34 21M.En
35 21M.Blk
36 21M.ZGx.En
“1” (x=1, 2, 3, 4)
37 21M.ZGx.Blk
“0” (x=1, 2, 3, 4)
38 21M.ZPx.En
“1” (x=1, 2, 3, 4)
39 21M.ZPx.Blk
“0” (x=1, 2, 3, 4)
40 21M.Zx.En_ShortDly Enable accelerating zone x of distance protection (x=2, 3)
41 21M.Zx.Blk_ShortDly Accelerating zone x of distance protection is disabled (x=2, 3)

Date: 2013-12-27

42 21M.Z1.En_Instant Enable zone 1 of distance protection operates without time delay
43 21Q.En
44 21Q.Blk
45 21Q.ZGx.En
“1” (x=1, 2, 3, 4)
46 21Q.ZGx.Blk
“0” (x=1, 2, 3, 4)
47 21Q.ZPx.En
“1” (x=1, 2, 3, 4)
48 21Q.ZPx.Blk
“0” (x=1, 2, 3, 4)
49 21Q.Zx.En_ShortDly Enable accelerating zone x of distance protection (x=2, 3)
50 21Q.Zx.Blk_ShortDly Accelerating zone x of distance protection is disabled (x=2, 3)
51 21Q.Z1.En_Instant Enable zone 1 of distance protection operates without time delay
Power swing detection enabling input, it is triggered from binary input or
52 68.En
Power swing detection blocking input, it is triggered from binary input or
53 68.Blk
54 21M.En_PSBR Enabling power swing blocking releasing (Mho characteristic)
55 21Q.En_PSBR Enabling power swing blocking releasing (Quad characteristic)
56 21M.Blk_PSBR Blocking power swing blocking releasing (Mho characteristic)
57 21Q.Blk_PSBR Blocking power swing blocking releasing (Quad characteristic)
Distance SOTF protection enabling input, it is triggered from binary input or
58 21SOTF.En
Distance SOTF protection blocking input, it is triggered from binary input or
59 21SOTF.Blk
Optical pilot channel
60 FOx.En Enabling channel x
Current differential protection
Current differential protection enabling input 1, it is triggered from binary input
69 87L.En1
70 87L.En2 Current differential protection enabling input 2, it can be a binary inputs or a

Date: 2013-12-27

logic link.
Current differential protection blocking input, it is triggered from binary input or
71 87L.Blk
Phase overcurrent protection
Stage x of phase overcurrent protection enabling input 1, it is triggered from
72 50/51Px.En1
Stage x of phase overcurrent protection enabling input 2, it is triggered from
73 50/51Px.En2
Stage x of phase overcurrent protection blocking input, it is triggered from
74 50/51Px.Blk
Earth fault protection
Stage x of earth fault protection enabling input 1, it is triggered from binary
75 50/51Gx.En1
Stage x of earth fault protection enabling input 2, it is triggered from binary
76 50/51Gx.En2
Stage x of earth fault protection blocking input, it is triggered from binary input
77 50/51Gx.Blk
Overcurrent protection for VT circuit failure
Phase overcurrent protection for VT circuit failure enabling input 1, it is
78 50PVT.En1
triggered from binary input or programmable logic etc.
Phase overcurrent protection for VT circuit failure enabling input 2, it is
79 50PVT.En2
Phase overcurrent protection for VT circuit failure blocking input, it is triggered
80 50PVT.Blk
Ground overcurrent protection for VT circuit failure enabling input 1, it is
81 50GVT.En1
Ground overcurrent protection for VT circuit failure enabling input 2, it is
82 50GVT.En2
Ground overcurrent protection for VT circuit failure blocking input, it is
83 50GVT.Blk
Residual SOTF protection
Residual current SOTF protection enabling input 1, it is triggered from binary
84 50GSOTF.En1
Residual current SOTF protection enabling input 2, it is triggered from binary
85 50GSOTF.En2
Residual current SOTF protection blocking input, it is triggered from binary
86 50GSOTF.Blk
Voltage protection
Stage x of overvoltage protection enabling input 1, it is triggered from binary
87 59Px.En1
Stage x of overvoltage protection enabling input 2, it is triggered from binary
88 59Px.En2

Date: 2013-12-27

Stage x of overvoltage protection blocking input, it is triggered from binary
89 59Px.Blk
90 27Px.En1
91 27Px.En2
Stage x of undervoltage protection blocking input, it is triggered from binary
92 27Px.Blk
Frequency protection
93 81U.En1
94 81U.En2
Underfrequency protection blocking input, it is triggered from binary input or
95 81U.Blk
96 81O.En1
97 81O.En2
Overfrequency protection blocking input, it is triggered from binary input or
98 81O.Blk
Breaker failure protection
99 50BF.ExTrp3P_L Input signal of three-phase tripping contact from line protection
Input signal of three-phase tripping contact from generator or transformer
100 50BF.ExTrp3P_GT
protection
101 50BF.ExTrpA Input signal of phase-A tripping contact from external device
102 50BF.ExTrpB Input signal of phase-B tripping contact from external device
103 50BF.ExTrpC Input signal of phase-C tripping contact from external device
Input signal of three-phase tripping contact from external device. Once it is
104 50BF.ExTrp_WOI energized, normally closed auxiliary contact of circuit breaker is chosen in
addition to breaker failure current check to trigger breaker failure timers.
105 50BF.En Input signal of enabling breaker failure protection
Breaker failure protection blocking input, such as function blocking binary
input.
106 50BF.Blk
When the input is 1, breaker failure protection is reset and time delay is
cleared.
Thermal overload protection
107 49.Clr_Cmd Input signal of clear thermal accumulation value
Thermal overload protection enabling input, it is triggered from binary input or
108 49.En
Thermal overload protection blocking input, it is triggered from binary input or
109 49.Blk

Date: 2013-12-27

Stub overcurrent protection
110 50STB.En1
111 50STB.En2
Stub overcurrent protection blocking input, it is triggered from binary input or
112 50STB.Blk
113 50STB.89b_DS Normally closed auxiliary contact of line disconnector
Dead zone protection
Dead zone protection blocking input, such as function blocking binary input.
116 50DZ.Blk
When the input is 1, dead zone protection is reset and time delay is cleared.
117 50DZ.Init Initiation signal input of the dead zone protection.
Pole discrepancy protection
Pole discrepancy protection enabling input 1, it is triggered from binary input
118 62PD.En1
Pole discrepancy protection enabling input 2, it is triggered from binary input
119 62PD.En2
Pole discrepancy protection blocking input, it is triggered from binary input or
120 62PD.Blk
Broken conductor protection
121 46BC.En1
122 46BC.En2
Broken conductor protection blocking input, it is triggered from binary input or
123 46BC.Blk
Reverse power protection
124 32R1.En
125 32R1.Blk
126 32R2.En
127 32R2.Blk
Synchrocheck function
128 25.Blk_Chk Input signal of blocking synchrocheck function for AR
Input signal of blocking synchronism check for AR. If the value is “1”, the
129 25.Blk_SynChk
output of synchronism check is “0”
130 25.Blk_DdChk Input signal of blocking dead charge check for AR

Date: 2013-12-27

Input signal of starting synchronism check, usually it was starting signal of AR
131 25.Start_Chk
from auto-reclosing module
132 25.Blk_VTS_UB VT circuit supervision (UB) is blocked
133 25.Blk_VTS_UL VT circuit supervision (UL) is blocked
134 25.MCB_VT_UB Binary input for VT MCB auxiliary contact (UB)
135 25.MCB_VT_UL Binary input for VT MCB auxiliary contact (UL)
Auto-reclosing
Binary input for enabling AR. If the logic setting [79.En_ExtCtrl]=1, enabling
136 79.En
AR will be controlled by the external signal via binary input
Binary input for disabling AR. If the logic setting [79.En_ExtCtrl]=1, disabling
137 79.Blk
AR will be controlled by the external input
138 79.Sel_1PAR Input signal for selecting 1-pole AR mode of corresponding circuit breaker
139 79.Sel_3PAR Input signal for selecting 3-pole AR mode of corresponding circuit breaker
140 79.Sel_1P/3PAR Input signal for selecting 1/3-pole AR mode of corresponding circuit breaker
141 79.Trp Input signal of single-phase tripping from line protection to initiate AR
142 79.Trp3P Input signal of three-phase tripping from line protection to initiate AR
143 79.TrpA Input signal of A-phase tripping from line protection to initiate AR
144 79.TrpB Input signal of B-phase tripping from line protection to initiate AR
145 79.TrpC Input signal of C-phase tripping from line protection to initiate AR
Input signal of blocking reclosing, usually it is connected with the operating
146 79.LockOut signals of definite-time protection, transformer protection and busbar
differential protection, etc.
147 79.PLC_Lost Input signal of indicating the alarm signal that signal channel is lost
Input signal of waiting for reclosing permissive signal from master AR (when
148 79.WaitMaster
reclosing multiple circuit breakers)
The input for indicating whether circuit breaker has enough energy to perform
149 79.CB_Healthy
the close function
150 79.Clr_Counter Clear the reclosing counter
151 79.Ok_Chk Synchrocheck condition of AR is met
Transfer trip
152 TT.Init Input signal of initiating transfer trip after receiving transfer trip
Transfer trip enabling input, it is triggered from binary input or programmable
153 TT.En
logic etc.
Transfer trip blocking input, it is triggered from binary input or programmable
154 TT.Blk
logic etc.
VT circuit supervision
VT supervision enabling input, it is triggered from binary input or
155 VTS.En
VT supervision blocking input, it is triggered from binary input or
156 VTS.Blk
VT neutral point supervision enabling input, it is triggered from binary input or
157 VTNS.En

Date: 2013-12-27

VT neutral point supervision blocking input, it is triggered from binary input or
158 VTNS.Blk
159 VTS.MCB_VT Binary input for VT MCB auxiliary contact
CT circuit supervision
CT circuit supervision enabling input, it is triggered from binary input or
160 CTS.En
CT circuit supervision blocking input, it is triggered from binary input or
161 CTS.Blk
Control and Synchrocheck for Manual Closing
162 CSWIxx.CILO.EnOpn It is the interlock status of No.xx open output of BO module (xx=01~10)
163 CSWIxx.CILO.EnCls It is the interlock status of No.xx closing output of BO module (xx=01~10)
From receiving a closing command, this device will continuously check
whether the 2 voltages (Incoming voltage and reference voltage) involved in
synchronism check(or dead check) can meet the criteria.
164 Sig_Ok_Chk Within the duration of [MCBrd.25.t_Wait_Chk], if the synchronism check(or
dead check) criteria are not met, [Sig_Ok_Chk] will be set as “0”; if the
synchronism check(or dead check) criteria are met, [Sig_Ok_Chk] will be set
as “1”.
It is used to select the local control to No.xx controlled object (CB/DS/ES).
165 CSWIxx.LocCtrl When the local control is active, No.xx binary outputs can only be locally
controlled.
It is used to select the remote control to No.xx controlled object (CB/DS/ES).
166 CSWIxx.RmtCtrl When the remote control is active, No.xx binary outputs can only be remotely
controlled by SCADA or control centers.
167 CSWIxx.CILO.Disable signal “CSWIxx.CILO.Disable” is “1”, No.xx binary outputs of the device will
not be blocked by interlock conditions.
It is used to select the remote control to controlled object (CB/DS/ES). When
168 BIinput.RmtCtrl the remote control is active, all binary outputs can only be remotely controlled
by SCADA or control centers.
It is used to select the local control to controlled object (CB/DS/ES). When the
169 BIinput.LocCtrl
local control is active, all binary outputs can only be locally controlled.
170 BIinput.CILO.Disable signal “BIinput.CILO.Disable” is “1”, all binary outputs of this device will not be
blocked by interlock conditions.
171 CSWI01.ManSynCls “CSWI01.ManSynCls” is “1”, the output contact [BO_CtrlCls01] is closed to
execute manually closing the circuit breaker with synschrochcek.
When the condition of local control is met and the signal “CSWI01.ManOpn” is
172 CSWI01.ManOpn “1”, the output contact [BO_CtrlOpn01] is closed to execute manually open the
circuit breaker.

Date: 2013-12-27
9.3.2 Output Signal

All output signals of this device have been listed in the following table.
Table 9.3-2 Output signals
No. Signal Description

Circuit breaker position supervision
1 Alm_52b CB position is abnormal
2 TCCS.Alm Control circuit of circuit breaker is abnormal
Fault detector
4 FD.DPFC.Pkp DPFC current fault detector element operates.
5 FD.ROC.Pkp Residual current fault detector element operates.
Auxiliary element
6 AuxE.St Any auxiliary element of the device operates
7 AuxE.OCD.St_Ext Current change auxiliary element operates (7s delayed drop off).
8 AuxE.OCD.On Current change auxiliary element is enabled
16 AuxE.OC1.StA Stage 1 of phase current auxiliary element operates (phase A)
17 AuxE.OC1.StB Stage 1 of phase current auxiliary element operates (phase B)
18 AuxE.OC1.StC Stage 1 of phase current auxiliary element operates (phase C)
25 AuxE.OC3.St Stage 3 of phase current auxiliary element operates
30 AuxE.UVD.St Voltage change auxiliary element operates.
31 AuxE.UVD.St_Ext Voltage change auxiliary element operates (7s delayed drop off)
32 AuxE.UVD.On Voltage change auxiliary element is enabled
33 AuxE.UVG.St Phase-to-ground under voltage auxiliary element operates.
34 AuxE.UVG.StA Phase-to-ground under voltage auxiliary element operates (phase A)

Date: 2013-12-27

35 AuxE.UVG.StB Phase-to-ground under voltage auxiliary element operates (phase B)
36 AuxE.UVG.StC Phase-to-ground under voltage auxiliary element operates (phase C)
37 AuxE.UVG.On Phase-to-ground under voltage auxiliary element is enabled
38 AuxE.UVS.St Phase-to-phase under voltage auxiliary element operates.
39 AuxE.UVS.StAB Phase-to-phase under voltage auxiliary element operates (phase AB)
40 AuxE.UVS.StBC Phase-to-phase under voltage auxiliary element operates (phase BC)
41 AuxE.UVS.StCA Phase-to-phase under voltage auxiliary element operates (phase CA)
42 AuxE.UVS.On Phase-to-phase under voltage auxiliary element is enabled
43 AuxE.ROV.St Residual voltage auxiliary element operates.
44 AuxE.ROV.On Residual voltage auxiliary element is enabled
Distance protection
45 21D.Op_DPFC DPFC distance protection operates.
46 21D.On DPFC distance protection is enabled.
47 LoadEnch.St Measured impedance into the load area
51 21M.Z4.On zone 4 of distance protection is enabled
55 21M.Z4.Op zone 4 of distance protection operates
59 21Q.Z4.On zone 4 of distance protection is enabled
63 21Q.Z4.Op zone 4 of distance protection operates
64 68.St Power swing detection takes into effect.
Accelerate distance protection to trip when manual closing or
71 21SOTF.Op
auto-reclosing to fault
Accelerate distance protection to trip when another fault happening
72 21SOTF.Op_PDF
under pole discrepancy conditions
73 21SOTF.On Accelerate distance protection is enabled.

Date: 2013-12-27

Optical pilot channel
74 FOx.On Channel x is enabled.
83 FOx.Alm Channel x is abnormal
Received ID from the remote end is not as same as the setting
84 FOx.Alm_ID
[FO.RmtID] of the device in local end
Current differential protection
85 87L.On Current differential protection is enabled
Current differential protection operates, if any of them
“[87L.Op_DPFC1], [87L.Op_DPFC2], [87L.Op_Biased1],
86 87L.Op
[87L.Op_Biased2], [87L.Op_Neutral], [87L.Op_InterTrp]” operates,
then [87L.Op] will operate.
87 87L.Op_A Current differential protection of phase A operates
88 87L.Op_B Current differential protection of phase B operates
89 87L.Op_C Current differential protection of phase C operates
90 87L.Op_DPFC1 87L.Op_DPFC1
91 87L.Op_DPFC2 87L.Op_DPFC2
92 87L.Op_Biased1 87L.Op_Biased1
93 87L.Op_Biased2 87L.Op_Biased2
94 87L.Op_Neutral 87L.Op_Neutral
95 87L.Op_InterTrp 87L.Op_InterTrp
96 87L.FOx.Alm_Diff 87L.FOx.Alm_Diff
97 87L.FOx.Alm_Comp 87L.FOx.Alm_Comp
Current direction
98 FwdDir_ROC The forward direction of zero-sequence power
99 RevDir_ROC The reverse direction of zero-sequence power
100 FwdDir_NegOC The forward direction of negative-sequence power
101 RevDir_NegOC The reverse direction of negative-sequence power
102 FwdDir_A The forward direction of phase-A current
103 FwdDir_B The forward direction of phase-B current
104 FwdDir_C The forward direction of phase-C current
105 RevDir_A The reverse direction of phase-A current
106 RevDir_B The reverse direction of phase-B current
107 RevDir_C The reverse direction of phase-C current
108 FwdDir_AB The forward direction of phase-AB current

Date: 2013-12-27

109 FwdDir_BC The forward direction of phase-BC current
110 FwdDir_CA The forward direction of phase-CA current
111 RevDir_AB The reverse direction of phase-AB current
112 RevDir_BC The reverse direction of phase-BC current
113 RevDir_CA The reverse direction of phase-CA current
Phase overcurrent protection
114 50/51Px.On Stage x of phase overcurrent protection is enabled.
115 50/51Px.Op Stage x of phase overcurrent protection operates.
116 50/51Px.St Stage x of phase overcurrent protection starts.
117 50/51Px.StA Stage x of phase overcurrent protection starts (A-Phase).
118 50/51Px.StB Stage x of phase overcurrent protection starts (B-Phase).
119 50/51Px.StC Stage x of phase overcurrent protection starts (C-Phase).
Earth fault protection
120 50/51Gx.On Stage x of earth fault protection is enabled.
121 50/51Gx.St Stage x of earth fault protection starts.
122 50/51Gx.Op Stage x of earth fault protection operates.
Overcurrent protection for VT circuit failure
123 50PVT.On Phase overcurrent protection for VT circuit failure is enabled.
124 50PVT.Op Phase overcurrent protection for VT circuit failure operates.
125 50PVT.St Phase overcurrent protection for VT circuit failure starts.
126 50PVT.StA Phase overcurrent protection for VT circuit failure starts (A-Phase).
127 50PVT.StB Phase overcurrent protection for VT circuit failure starts (B-Phase).
128 50PVT.StC Phase overcurrent protection for VT circuit failure starts (C-Phase).
129 50GVT.On Ground overcurrent protection for VT circuit failure is enabled.
130 50GVT.Op Ground overcurrent protection for VT circuit failure operates.
131 50GVT.St Ground overcurrent protection for VT circuit failure starts.
Residual SOTF protection
132 50GSOTF.On Residual current SOTF protection is enabled.
133 50GSOTF.Op Residual current SOTF protection operates.
134 50GSOTF.St Residual current SOTF protection starts.
Voltage protection
135 59Px.On Stage x of overvoltage protection is enabled.
136 59Px.Op Stage x of overvoltage protection operates.
137 59Px.St Stage x of overvoltage protection starts.
138 59Px.St1 Stage x of overvoltage protection starts (A or AB).
139 59Px.St2 Stage x of overvoltage protection starts (B or BC).
140 59Px.St3 Stage x of overvoltage protection starts (C or CA).
141 59Px.Op_InitTT Stage x of overvoltage protection operates to initiate transfer trip.
142 59Px.Alm Stage x of overvoltage protection alarms.
143 27Px.On Stage x of undervoltage protection is enabled.
144 27Px.Op Stage x of undervoltage protection operates.
145 27Px.Alm Stage x of undervoltage protection alarms.

Date: 2013-12-27

146 27Px.St Stage x of undervoltage protection starts.
147 27Px.St1 Stage x of undervoltage protection starts (A or AB).
148 27Px.St2 Stage x of undervoltage protection starts (B or BC).
149 27Px.St3 Stage x of undervoltage protection starts (C or CA).
Frequency protection
150 81O.OFx.On Stage x of overfrequency protection is enabled (x=1, 2, 3 or 4).
151 81O.OFx.Op Stage x of overfrequency protection operates (x=1, 2, 3 or 4).
152 81O.St Overfrequency protection starts.
153 81U.UFx.On Stage x of underfrequency protection is enabled (x=1, 2, 3 or 4).
154 81U.UFx.Op Stage x of underfrequency protection operates (x=1, 2, 3 or 4).
155 81U.St Underfrequency protection starts.
Breaker failure protection
156 50BF.On Breaker failure protection is enabled
157 50BF.Op_ReTrpA Breaker failure protection operates to re-trip phase-A circuit breaker
158 50BF.Op_ReTrpB Breaker failure protection operates to re-trip phase-B circuit breaker
159 50BF.Op_ReTrpC Breaker failure protection operates to re-trip phase-C circuit breaker
Breaker failure protection operates to re-trip three-phase circuit
160 50BF.Op_ReTrp3P
breaker
Thermal overload protection
163 49.On Thermal overload protection is enabled.
164 49.St Thermal overload protection starts.
Stub overcurrent protection
169 50STB.On Stub overcurrent protection is enabled.
170 50STB.Op Stub overcurrent protection operates.
171 50STB.St Stub overcurrent protection starts.
172 50STB.StA Phase A of stub overcurrent protection starts.
173 50STB.StB Phase B of stub overcurrent protection starts.
174 50STB.StC Phase C of stub overcurrent protection starts.
Dead zone protection
175 50DZ.On Dead zone protection is enabled.
176 50DZ.St Dead zone protection starts.
177 50DZ.Op Dead zone protection operates.
Pole discrepancy protection
178 62PD.On Pole discrepancy protection is enabled.
179 62PD.Op Pole discrepancy protection operates to trip
180 62PD.St Pole discrepancy protection starts

Date: 2013-12-27

Broken conductor protection
181 46BC.On Broken-conductor protection is enabled.
182 46BC.St Broken-conductor protection starts.
183 46BC.Op Broken-conductor protection operates to trip.
184 46BC.Alm Broken-conductor protection operates to alarm.
Reverse power protection
185 P1 Positive-sequence active power
189 32R1.Alm Stage 1 of reverse power protection operates to alarm.
Synchrocheck function
To indicate that frequency difference condition for synchronism check
193 25.Ok_fDiffChk of AR is met, frequency difference between UB and UL is smaller than
[25.f_Diff].
To indicate that voltage difference condition for synchronism check of
194 25.Ok_UDiffChk AR is met, voltage difference between UB and UL is smaller than
[25.U_Diff]
To indicate phase difference condition for synchronism check of AR is
195 25.Ok_phiDiffChk met, phase difference between UB and UL is smaller than
[25.phi_Diff].
196 25.Ok_DdL_DdB Dead line and dead bus condition is met
197 25.Ok_DdL_LvB Dead line and live bus condition is met
198 25.Ok_LvL_DdB Live line and dead bus condition is met
199 25.Chk_LvL Line voltage is greater than the voltage setting [25.U_Lv]
200 25.Chk_DdL Line voltage is smaller than the voltage setting [25.U_Dd]
201 25.Chk_LvB Bus voltage is greater than the voltage setting [25.U_Lv]
202 25.Chk_DdB Bus voltage is smaller than the voltage setting [25.U_Dd]
203 25.Ok_DdChk To indicate that dead charge check condition of AR is met
204 25.Ok_SynChk To indicate that synchronism check condition of AR is met
205 25.Ok_Chk To indicate that synchrocheck condition of AR is met
206 25.Alm_VTS_UB Synchronism voltage circuit is abnormal (UB)
207 25.Alm_VTS_UL Reference voltage circuit is abnormal (UL)
Auto-reclosing
208 79.On Automatic reclosure is enabled
209 79.Off Automatic reclosure is disabled
210 79.Close Output of auto-reclosing signal
211 79.Ready Automatic reclosure have been ready for reclosing cycle
212 79.AR_Blkd Automatic reclosure is blocked

Date: 2013-12-27

213 79.Active Automatic reclosing logic is actived
214 79.Inprog Automatic reclosing cycle is in progress
215 79.Inprog_1P The first 1-pole AR cycle is in progress
216 79.Inprog_3P 3-pole AR cycle is in progress
217 79.Inprog_3PS1 First 3-pole AR cycle is in progress
218 79.Inprog_3PS2 Second 3-pole AR cycle is in progress
219 79.Inprog_3PS3 Third 3-pole AR cycle is in progress
220 79.Inprog_3PS4 Fourth 3-pole AR cycle is in progress
Waiting signal of automatic reclosing which will be sent to slave (when
221 79.WaitToSlave
reclosing multiple circuit breakers)
Single-phase circuit breaker will be tripped once protection device
222 79.Perm_Trp1P
operates
Three-phase circuit breaker will be tripped once protection device
223 79.Perm_Trp3P
operates
Automatic reclosure status (0: AR is ready, 1: AR is in progress, 2: AR
224 79.Rcls_Status
is successful)
225 79.Fail_Rcls Auto-reclosing fails
226 79.Succ_Rcls Auto-reclosing is successful
227 79.Fail_Chk Synchrocheck for AR fails
230 79.Mode_1/3PAR Output of 1/3-pole AR mode
Transfer trip
231 TT.Alm Input signal of receiving transfer trip is abnormal
232 TT.Op Transfer trip operates
233 TT.On Transfer trip is enabled
Trip logic
234 On Tripping logic is enabled.
235 TrpA Tripping A-phase circuit breaker
236 TrpB Tripping B-phase circuit breaker
237 TrpC Tripping C-phase circuit breaker
238 Trp Tripping any phase circuit breaker
239 Trp3P Tripping three-phase circuit breaker
Protection tripping signal of A-phase configured to initiate BFP, BFI
240 BFI_A
Protection tripping signal of B-phase configured to initiate BFP, BFI
241 BFI_B
Protection tripping signal of C-phase configured to initiate BFP, BFI
242 BFI_C
Protection tripping signal configured to initiate BFP, BFI signal shall be
243 BFI
reset immediately after tripping signal drops off.
244 Trp3P_PSFail Initiating three-phase tripping due to failure in fault phase selection

Date: 2013-12-27

245 BlkAR Blocking auto-reclosing
VT circuit supervision
246 VTS.Alm Alarm signal to indicate VT circuit fails
247 VTNS.Alm Alarm signal to indicate VT neutral point fails
CT circuit supervision
248 CTS.Alm Alarm signal to indicate CT circuit fails
Control and Synchrocheck for Manual Closing
249 CSWIxx.Op_Opn No.xx command output for open. (xx=01~10)
250 CSWIxx.Op_Cls No.xx command output for closing. (xx=01~10)
251 BIinput.RmtCtrl In order to be convenient to user configure control output, three same
output signals with input signals are available. The relationship with 10
252 BIinput.LocCtrl
binary output have been configured inside the device. The user only
assigns a specific binary input to input signal, the relevant function can
253 BIinput.CILO.Disable be gained. If some binary output need not be controlled by three
signals, please cancle the configuration by PCS-Explorer, and
configure it independently.
Faulty phase selection
254 PhSA Phase-A is selected as faulty phase
255 PhSB Phase-B is selected as faulty phase
256 PhSC Phase-C is selected as faulty phase
257 GndFlt Earth fault

Date: 2013-12-27

Date: 2013-12-27
10 Communication
10 Communication
Table of Contents
10 Communication ............................................................................ 10-a
10.1 Overview ...................................................................................................... 10-1
10.2 Rear Communication Port Information ..................................................... 10-1
10.2.1 RS-485 Interface ............................................................................................................ 10-1
10.2.2 Ethernet Interface .......................................................................................................... 10-3
10.2.3 IEC60870-5-103 Communication ................................................................................... 10-4
10.3 IEC60870-5-103 Interface over Serial Port ................................................ 10-4

10.3.1 Physical Connection and Link Layer .............................................................................. 10-5
10.3.2 Initialization .................................................................................................................... 10-5
10.3.3 Time Synchronization ..................................................................................................... 10-5
10.3.4 Spontaneous Events ...................................................................................................... 10-5
10.3.5 General Interrogation ..................................................................................................... 10-5
10.3.6 General Service ............................................................................................................. 10-6
10.3.7 Disturbance Records ..................................................................................................... 10-6
10.4 Messages Description for IEC61850 Protocol .......................................... 10-6

10.4.1 Overview ........................................................................................................................ 10-6
10.4.2 Communication Profiles ................................................................................................. 10-7
10.4.3 MMS Communication Network Deployment................................................................... 10-8
10.4.4 Server Data Organization............................................................................................. 10-11
10.4.5 Server Features and Configuration .............................................................................. 10-13
10.4.6 ACSI Conformance ...................................................................................................... 10-15
10.4.7 Logical Nodes .............................................................................................................. 10-19
10.5 DNP3.0 Interface ....................................................................................... 10-22

10.5.1 Overview ...................................................................................................................... 10-22
10.5.2 Link Layer Functions .................................................................................................... 10-22

Date: 2013-09-16
10 Communication
10.5.3 Transport Functions ..................................................................................................... 10-22
10.5.4 Application Layer Functions ......................................................................................... 10-22
List of Figures
Figure 10.2-1 EIA RS-485 bus connection arrangements.....................................................10-2
Figure 10.2-2 Ethernet communication cable .......................................................................10-3
Figure 10.2-3 Ethernet communication structure .................................................................10-4
Figure 10.4-1 Dual-net full duplex mode sharing the RCB block instance .........................10-8
Figure 10.4-2 Dual-net hot-standby mode sharing the same RCB instance .......................10-9
Figure 10.4-3 Dual-net full duplex mode with 2 independent RCB instances ..................10-10

Date: 2013-09-16
10 Communication
10.1 Overview
This section outlines the remote communications interfaces of NR Relays. The protective device
supports a choice of three protocols via the rear communication interface (RS-485 or Ethernet),
selected via the model number by setting. The protocol provided by the protective device is
indicated in the menu “Settings→Device Setup→Comm Settings”.
The rear EIA RS-485 interface is isolated and is suitable for permanent connection of whichever
protocol is selected. The advantage of this type of connection is that up to 32 protective devices
can be “daisy chained” together using a simple twisted pair electrical connection.
It should be noted that the descriptions contained within this section do not aim to fully detail the
protocol itself. The relevant documentation for the protocol should be referred to for this
information. This section serves to describe the specific implementation of the protocol in the relay.
10.2 Rear Communication Port Information
10.2.1 RS-485 Interface

This protective device provides two rear RS-485 communication ports, and each port has three
terminals in the 12-terminal screw connector located on the back of the relay and each port has a
ground terminal for the earth shield of the communication cable. The rear ports provide RS-485
serial data communication and are intended for use with a permanently wired connection to a
remote control center.
10.2.1.1 EIA RS-485 Standardized Bus
The EIA RS-485 two-wire connection provides a half-duplex fully isolated serial connection to the
product. The connection is polarized and whilst the product’s connection diagrams indicate the
polarization of the connection terminals it should be borne in mind that there is no agreed
definition of which terminal is which. If the master is unable to communicate with the product, and
the communication parameters match, then it is possible that the two-wire connection is reversed.
10.2.1.2 Bus Termination
The EIA RS-485 bus must have 120Ω (Ohm) ½ Watt terminating resistors fitted at either end
across the signal wires (refer to Figure 10.2-1). Some devices may be able to provide the bus
terminating resistors by different connection or configuration arrangements, in which case
separate external components will not be required. However, this product does not provide such a
facility, so if it is located at the bus terminus then an external termination resistor will be required.

Date: 2013-09-16
10 Communication
EIA RS-485
Master 120 Ohm
120 Ohm
Slave Slave Slave
Figure 10.2-1 EIA RS-485 bus connection arrangements
10.2.1.3 Bus Connections & Topologies
The EIA RS-485 standard requires that each device is directly connected to the physical cable that
is the communications bus. Stubs and tees are expressly forbidden, such as star topologies. Loop
bus topologies are not part of the EIA RS-485 standard and are forbidden by it also.
Two-core screened cable is recommended. The specification of the cable will be dependent on the
application, although a multi-strand 0.5mm2 per core is normally adequate. Total cable length must
not exceed 500m. The screen must be continuous and connected to ground at one end, normally
at the master connection point; it is important to avoid circulating currents, especially when the
cable runs between buildings, for both safety and noise reasons.
This product does not provide a signal ground connection. If a signal ground connection is present
in the bus cable then it must be ignored, although it must have continuity for the benefit of other
devices connected to the bus. At no stage must the signal ground be connected to the cables
screen or to the product’s chassis. This is for both safety and noise reasons.
10.2.1.4 Biasing
It may also be necessary to bias the signal wires to prevent jabber. Jabber occurs when the signal
level has an indeterminate state because the bus is not being actively driven. This can occur when
all the slaves are in receive mode and the master is slow to turn from receive mode to transmit
mode. This may be because the master purposefully waits in receive mode, or even in a high
impedance state, until it has something to transmit. Jabber causes the receiving device(s) to miss
the first bits of the first character in the packet, which results in the slave rejecting the message
and consequentially not responding. Symptoms of these are poor response times (due to retries),
increasing message error counters, erratic communications, and even a complete failure to
communicate.
Biasing requires that the signal lines be weakly pulled to a defined voltage level of about 1V. There
should only be one bias point on the bus, which is best situated at the master connection point.
The DC source used for the bias must be clean; otherwise noise will be injected. Note that some
devices may (optionally) be able to provide the bus bias, in which case external components will
not be required.

Date: 2013-09-16
10 Communication
Note!
It is extremely important that the 120Ω termination resistors are fitted. Failure to do so will
result in an excessive bias voltage that may damage the devices connected to the bus.
As the field voltage is much higher than that required, NR cannot assume responsibility for
any damage that may occur to a device connected to the network as a result of incorrect
application of this voltage.
Ensure that the field voltage is not being used for other purposes (i.e. powering logic inputs)
as this may cause noise to be passed to the communication network.
10.2.2 Ethernet Interface

This protective device can provide four rear Ethernet interfaces (optional) and they are unattached
each other. Parameters of each Ethernet port can be configured in the menu “Settings→Device
Setup→Comm Settings”.
10.2.2.1 Ethernet Standardized Communication Cable
It is recommended to use twisted screened eight-core cable as the communication cable. A picture
is shown bellow.
Figure 10.2-2 Ethernet communication cable
10.2.2.2 Connections and Topologies
Each equipment is connected with an exchanger via communication cable, and thereby it forms a
star structure network. Dual-network is recommended in order to increase reliability. SCADA is
also connected to the exchanger and will play a role of master station, so the every equipment
which has been connected to the exchanger will play a role of slave unit.

Date: 2013-09-16
10 Communication
SCADA
Switch: Net A
Switch: Net B
……
Figure 10.2-3 Ethernet communication structure
10.2.3 IEC60870-5-103 Communication

The IEC specification IEC60870-5-103: Telecontrol Equipment and Systems, Part 5: Transmission
Protocols Section 103 defines the use of standards IEC60870-5-1 to IEC60870-5-5 to perform
communication with protective device. The standard configuration for the IEC60870-5-103
protocol is to use a twisted pair EIA RS-485 connection over distances up to 500m. It also supports
to use an Ethernet connection. The relay operates as a slave in the system, responding to
commands from a master station.
To use the rear port with IEC60870-5-103 communication, the relevant settings to the protective
device must be configured.
10.3 IEC60870-5-103 Interface over Serial Port
The IEC60870-5-103 interface over serial port (RS-485) is a master/slave interface with the
protective device as the slave device. It is properly developed by NR.
The protective device conforms to compatibility level 3.
The following IEC60870-5-103 facilities are supported by this interface:
 Initialization (reset)
 Time synchronization
 Event record extraction
 General interrogation
 General commands
 Disturbance records

Date: 2013-09-16
10 Communication
10.3.1 Physical Connection and Link Layer

Two EIA RS-485 standardized ports are available for IEC60870-5-103 in this protective device.
The transmission speed is optional: 4800 bit/s, 9600 bit/s, 19200 bit/s or 38400 bit/s.
The link layer strictly abides by the rules defined in the IEC60870-5-103.
10.3.2 Initialization
Whenever the protective device has been powered up, or if the communication parameters have
been changed, a reset command is required to initialize the communications. The protective
device will respond to either of the two reset commands (Reset CU or Reset FCB), the difference
is that the Reset CU will clear any unsent messages in the transmit buffer.
The protective device will respond to the reset command with an identification message ASDU 5,
the COT (Cause Of Transmission) of this response will be either Reset CU or Reset FCB
depending on the nature of the reset command.
10.3.3 Time Synchronization

The protective device time and date can be set using the time synchronization feature of the
IEC60870-5-103 protocol. The protective device will correct for the transmission delay as specified
in IEC60870-5-103. If the time synchronization message is sent as a send/confirm message then
the protective device will respond with a confirmation. Whether the time-synchronization message
is sent as a send confirmation or a broadcast (send/no reply) message, a time synchronization
class 1 event will be generated/produced.
If the protective device clock is synchronized using the IRIG-B input then it will not be possible to
set the protective device time using the IEC60870-5-103 interface. An attempt to set the time via
the interface will cause the protective device to create an event with the current date and time
taken from the IRIG-B synchronized internal clock.
10.3.4 Spontaneous Events

Events are categorized using the following information:
 Type identification (TYP)
 Function type (FUN)
 Information number (INF)
Messages sent to substation automation system are grouped according to IEC60870-5-103

protocol. Operating elements are sent by ASDU2 (time-tagged message with relative time), and
status of binary signal and alarm element are sent by ASDU1 (time-tagged message). The cause
of transmission (COT) of these responses is 1.
All spontaneous events can be gained by printing, implementing submenu “IEC103 Info” in the
menu “Print”.
10.3.5 General Interrogation

The GI can be used to read the status of the relay, the function numbers, and information numbers

Date: 2013-09-16
10 Communication
that will be returned during the GI cycle. The GI cycle strictly abides by the rules defined in the
IEC60870-5-103.
Refer the IEC60870-5-103 standard can get the enough details about general interrogation.
10.3.6 General Service

The generic functions can be used to read the setting and protection measurement of the
protective device, and modify the setting. Two supported type identifications are ASDU 21 and
ASDU 10. For more details about generic functions, see the IEC60870-5-103 standard.
All general classification service group numbers can be gained by printing, implementing submenu
“IEC103 Info” in the menu “Print”.
10.3.7 Disturbance Records

This protective device can store up to 32 disturbance records in its memory. A pickup of the fault
detector or an operation of the relay can make the protective device store the disturbance records.
The disturbance records are stored in uncompressed format and can be extracted using the
standard mechanisms described in IEC60870-5-103.
All channel numbers (ACC) of disturbance data can be gained by printing, implementing submenu
“IEC103 Info” in the menu “Print”.
10.4 Messages Description for IEC61850 Protocol
10.4.1 Overview
The IEC 61850 standard is the result of years of work by electric utilities and vendors of electronic
equipment to produce standardized communications systems. IEC 61850 is a series of standards
describing client/server and peer-to-peer communications, substation design and configuration,
testing, environmental and project standards. The complete set includes:
 IEC 61850-1: Introduction and overview
 IEC 61850-2: Glossary
 IEC 61850-3: General requirements
 IEC 61850-4: System and project management
 IEC 61850-5: Communications and requirements for functions and device models
 IEC 61850-6: Configuration description language for communication in electrical substations

related to IEDs
 IEC 61850-7-1: Basic communication structure for substation and feeder equipment–
Principles and models
 IEC 61850-7-2: Basic communication structure for substation and feeder equipment - Abstract
communication service interface (ACSI)

Date: 2013-09-16
10 Communication
Common data classes
Compatible logical node classes and data classes
 IEC 61850-8-1: Specific Communication Service Mapping (SCSM) – Mappings to MMS (ISO
9506-1 and ISO 9506-2) and to ISO/IEC 8802-3
 IEC 61850-9-1: Specific Communication Service Mapping (SCSM) – Sampled values over
serial unidirectional multidrop point to point link
 IEC 61850-9-2: Specific Communication Service Mapping (SCSM) – Sampled values over
ISO/IEC 8802-3
 IEC 61850-10: Conformance testing
These documents can be obtained from the IEC (http://www.iec.ch). It is strongly recommended
that all those involved with any IEC 61850 implementation obtain this document set.
10.4.2 Communication Profiles

The PCS-900 series relay supports IEC 61850 server services over TCP/IP communication
protocol stacks. The TCP/IP profile requires the PCS-900 series to have an IP address to establish
communications. These addresses are located in the menu “Settings→Device Setup→Comm
Settings”.
1. MMS protocol
IEC 61850 specifies the use of the Manufacturing Message Specification (MMS) at the upper
(application) layer for transfer of real-time data. This protocol has been in existence for a number
of years and provides a set of services suitable for the transfer of data within a substation LAN
environment. IEC 61850-7-2 abstract services and objects are mapped to actual MMS protocol
services in IEC61850-8-1.
2. Client/server
This is a connection-oriented type of communication. The connection is initiated by the client, and
communication activity is controlled by the client. IEC61850 clients are often substation computers
running HMI programs or SOE logging software. Servers are usually substation equipment such
as protection relays, meters, RTUs, transformer, tap changers, or bay controllers.
3. Peer-to-peer
This is a non-connection-oriented, high speed type of communication usually between substation

equipment, such as protection relays, intelligent terminal. GOOSE is the method of peer-to-peer
communication.
4. Substation configuration language (SCL)
A substation configuration language is a number of files used to describe IED configurations and
communication systems according to IEC 61850-5 and IEC 61850-7. Each configured device has

Date: 2013-09-16
10 Communication
an IED Capability Description (ICD) file and a Configured IED Description (CID) file. The
substation single line information is stored in a System Specification Description (SSD) file. The
entire substation configuration is stored in a Substation Configuration Description (SCD) file. The
SCD file is the combination of the individual ICD files and the SSD file, moreover, add
communication system parameters (MMS, GOOSE, control block, SV control block) and the
connection relationship of GOOSE and SV to SCD file.
10.4.3 MMS Communication Network Deployment

In order to enhance the stability and reliability of SAS, dual-MMS Ethernet is widely adopted. This
section is applied to introduce the details of dual-MMS Ethernet technology. Generally,
single-MMS Ethernet is recommended to be adopted in the SAS of 110kV and lower voltage levels,
while dual-MMS Ethernet is recommended to be adopted in the SAS of voltage levels above
110kV.
Client-server mode is adopted: clients (SCADA, control center and etc.) communicate with the
IEDs via MMS communication network, and the IEDs operate as the servers. IEDs are connected
to clients passively, and they can interact with the clients according to the configuration and the
issued command of the clients.
Three modes for dual-MMS Ethernet (abbreviated as dual-net) are provided as below.
Note!
Hereinafter, the normal operation status of net means the physical link and TCP link are
both ok. The abnormal operation status of net means physical link or TCP link is broken.
10.4.3.1 Dual-net Full Duplex Mode Sharing the Same RCB Instance
Client Client
Net A Net B Net A Net B
Report Instance 1 Report Instance 1

RptEna = true RptEna = true
Report Control Block Report Control Block
IED (Server) IED (Server)

Normal operation status Abnormal operation status
TCP Link MMS Link
Figure 10.4-1 Dual-net full duplex mode sharing the RCB block instance

Date: 2013-09-16
10 Communication
Net A and Net B share the same report control block (abbreviated as RCB) enabled by the client.
IED sends undifferentiated date through dual-net to the clients. If one net is physically
disconnected, the flag of RCB instance (i.e.: “RptEna” in above figure) is still “true”. Only when
both Net A and Net B are disconnected, the flag of the RCB instance will automatically change to
“false”.
In normal operation status of this mode, IED provides the same MMS service for Net A and Net B.
If one net is physically disconnected (i.e.: “Abnormal operation status” in above figure), the
working mode will switch to single-net mode seamlessly and immediately. Network communication
supervision is unnecessary here, and Buffered Report Control Block (abbreviated as BRCB) need
not to be used. On the other net, date alternation works normally. Therefore, MMS service can
interact normally without interruption. This mode ensures no data loss during one net is in
abnormal operation status.
In this mode, one report will be transmitted twice via dual nets for the same report instance, so the
client needs to distinguish whether two reports are same according to corresponding EntryIDs.
10.4.3.2 Dual-net Hot-standby Mode Sharing the Same RCB Instance
Client Client
Report Instance 1 Report Instance 1

RptEna = true RptEna = true

TCP Link Main MMS Link Standby MMS Link
Figure 10.4-2 Dual-net hot-standby mode sharing the same RCB instance
In this mode, the MMS service is provided on main MMS link, no MMS service interacts on the
standby MMS link. The definitions of two links are as follows:
 Main MMS Link: Physically connected, TCP level connected, MMS report service available.
 Standby MMS Link: Physically connected, TCP level connected, MMS report service not
available.
If the main net fails to operate (i.e.: “Abnormal operation status” in the above figure), the IED will
set “RptEna” to “false”. Meanwhile the client will detect the failure by heartbeat message or
“keep-alive”, it will automatically enable the RCB instance by setting “RptEna” back to “true”

Date: 2013-09-16
10 Communication
through standby MMS link. By the buffer function of BRCB, the IED can provide uninterrupted
MMS service on the standby net. However, the differences of BRCB standards among different
manufacturers may cause data loss. Moreover, if duration of net switch is too long, the data loss is
positively as the capacity of BRCB’s buffer function is limited.
Note!
The first mode and second mode, Net A IED host address and Net B IED host address
must be the same.
For example, if the subnet mask is “255.255.0.0”, network prefix of Net A is “198.120.0.0”,
network prefix of Net B is “198.121.0.0”, Net A IP address of the IED is “198.120.1.2”, and
then Net B IP address of the IED must be configured as “198.121.1.2”, i.e., Net A IED host
address =1x256+2=258, Net B IED host address =1x256+2=258, Net A IED host address
equals to Net B IED host address.
10.4.3.3 Dual-net Full Duplex Mode with 2 Independent RCB Instances
Client Client
Report Instance 1 Report Instance 2 Report Instance 1 Report Instance 2

RptEna = true RptEna = true RptEna = true RptEna = true

TCP Link MMS Link
Figure 10.4-3 Dual-net full duplex mode with 2 independent RCB instances
In this mode, IED provides 2 report instances for each RCB, Net A and Net B work independently
from each other, failures of any net will not affect the other net at all. Tow report instances are
required for each client. Therefore, the IED may be unable to provide enough report instances if
there are too many clients.
Net A and Net B send the same report separately when they operates normally, To ensure no
repeated data is saved into database, massive calculation is required for the client.
Moreover, accurate clock synchronization of the IED is required to distinguish whether 2 reports
are the same report according to the timestamps. Clock synchronization error of the IED may lead
to report loss/redundancy.

Date: 2013-09-16
10 Communication
As a conclusion, for the second mode, it’s difficult to realize seamless switchover between dual
nets, however, for the third mode, the IED may be unable to provide enough report instances if too
many clients are applied on site. Considering client treatment and IED implementation, the first
mode (Dual-net full duplex mode sharing the same report instance) is recommended for MMS
communication network deployment.
10.4.4 Server Data Organization

IEC61850 defines an object-oriented approach to data and services. An IEC61850 physical device
can contain one or more logical device(s) (for proxy). Each logical device can contain many logical
nodes. Each logical node can contain many data objects. Each data object is composed of data
attributes and data attribute components. Services are available at each level for performing
various functions, such as reading, writing, control commands, and reporting.
Each IED represents one IEC61850 physical device. The physical device contains one or more
logical device(s), and the logical device contains many logical nodes. The logical node LPHD
contains information about the IED physical device. The logical node LLN0 contains common
information about the IED logical device.
10.4.4.1 Digital Status Values
The GGIO logical node is available in the PCS-900 series relays to provide access to digital status
points (including general I/O inputs and warnings) and associated timestamps and quality flags.
The data content must be configured before the data can be used. GGIO provides digital status
points for access by clients. It is intended that clients use GGIO in order to access digital status
values from the PCS-900 series relays. Clients can utilize the IEC61850 buffered reporting
features available from GGIO in order to build sequence of events (SOE) logs and HMI display
screens. Buffered reporting should generally be used for SOE logs since the buffering capability
reduces the chances of missing data state changes. All needed status data objects are transmitted
to HMI clients via buffered reporting, and the corresponding buffered reporting control block
(BRCB) is defined in LLN0.
10.4.4.2 Analog Values
Most of analog measured values are available through the MMXU logical nodes, and metering
values in MMTR, the else in MMXN, MSQI and so on. Each MMXU logical node provides data
from a IED current/voltage “source”. There is one MMXU available for each configurable source.
MMXU1 provides data from CT/VT source 1(usually for protection purpose), and MMXU2 provides
data from CT/VT source 2 (usually for monitor and display purpose). All these analog data objects
are transmitted to HMI clients via unbuffered reporting periodically, and the corresponding
unbuffered reporting control block (URCB) is defined in LLN0. MMXUx logical nodes provide the
following data for each source:
 MMXU.MX.Hz: frequency
 MMXU.MX.PPV.phsAB: phase AB voltage magnitude and angle
 MMXU.MX.PPV.phsBC: phase BC voltage magnitude and angle
 MMXU.MX.PPV.phsCA: Phase CA voltage magnitude and angle

Date: 2013-09-16
10 Communication
 MMXU.MX.PhV.phsA: phase AG voltage magnitude and angle
 MMXU.MX.PhV.phsB: phase BG voltage magnitude and angle
 MMXU.MX.PhV.phsC: phase CG voltage magnitude and angle
 MMXU.MX.A.phsA: phase A current magnitude and angle
 MMXU.MX.A.phsB: phase B current magnitude and angle
 MMXU.MX.A.phsC: phase C current magnitude and angle
10.4.4.3 Protection Logical Nodes
The following list describes the protection elements for PCS-931 series relays. The specified relay
will contain a subset of protection elements from this list.
 PDIF: Current differential and transfer trip
 PDIS: Phase-to-phase distance, phase-to-ground distance and SOTF distance
 PTUC: Undercurrent
 PTOC: Phase overcurrent, zero-sequence overcurrent and overcurrent when VT circuit failure
 PTTR: Thermal overload
 PTUV: Undervoltage
 PTOV: Overvoltage and auxiliary overvoltage
 PTOF: Overfrequency
 PTUF: Underfrequency
 PPDP: Pole discrepancy
 PSCH: Protection scheme
 RBRF: Breaker failure
 RPSB: Power swing detection/blocking
 RREC: Automatic reclosing
 RSYN: Synchronism-check
 RFLO: Fault location
The protection elements listed above contain start (pickup) and operate flags, instead of any
element has its own start (pickup) flag separately, all the elements share a common start (pickup)
flags “PTRC.ST.Str.general”. The operate flag for PTOC1 is “PTOC1.ST.Op.general”. For
PCS-931 series relays protection elements, these flags take their values from related module for
the corresponding element. Similar to digital status values, the protection trip information is
reported via BRCB, and BRCB also locates in LLN0.

Date: 2013-09-16
10 Communication
10.4.4.4 LLN0 and Other Logical Nodes
Logical node LLN0 is essential for an IEC61850 based IED. This LN shall be used to address
common issues for Logical Devices. Most of the public services, the common settings, control
values and some device oriented data objects are available here. The public services may be
BRCB, URCB and GSE control blocks and similar global defines for the whole device; the
common settings include all the setting items of communication settings, system settings and
some of the protection setting items, which can be configured to two or more protection elements
(logical nodes). In LLN0, the item Loc is a device control object, this Do item indicates the local
operation for complete logical device, when it is true, all the remote control commands to the IED
will be blocked and those commands make effective until the item Loc is changed to false. In
PCS-900 series relays, besides the logical nodes we describe above, there are some other logical
nodes below in the IEDs:
 MMXU: This LN shall be used to acquire values from CTs and VTs and calculate measurands
such as r.m.s. values for current and voltage or power flows out of the acquired voltage and
current samples. These values are normally used for operational purposes such as power
flow supervision and management, screen displays, state estimation, etc. The requested
accuracy for these functions has to be provided.
 LPHD: Physical device information, the logical node to model common issues for physical
device.
 PTRC: Protection trip conditioning, it shall be used to connect the “operate” outputs of one or
more protection functions to a common “trip” to be transmitted to XCBR. In addition or
alternatively, any combination of “operate” outputs of protection functions may be combined to
a new “operate” of PTRC.
 RDRE: Disturbance recorder function. It triggers the fault wave recorder and its output refers
to the “IEEE Standard Format for Transient Data Exchange (COMTRADE) for Power System”
(IEC 60255-24). All enabled channels are included in the recording, independently of the
trigger mode.
10.4.5 Server Features and Configuration

10.4.5.1 Buffered/unbuffered Reporting
IEC61850 buffered and unbuffered reporting control blocks locate in LLN0, they can be configured
to transmit information of protection trip information (in the Protection logical nodes), binary status
values (in GGIO) and analog measured/calculated values (in MMXU, MMTR and MSQI). The
reporting control blocks can be configured in CID files, and then be sent to the IED via an
IEC61850 client. The following items can be configured.
 TrgOps: Trigger options.
The following bits are supported by the PCS-900 series relays:
－ Bit 1: Data-change
－ Bit 4: Integrity

Date: 2013-09-16
10 Communication
－ Bit 5: General interrogation
 OptFlds: Option Fields.
The following bits are supported by the PCS-900 series relays:
－ Bit 1: Sequence-number
－ Bit 2: Report-time-stamp
－ Bit 3: Reason-for-inclusion
－ Bit 4: Data-set-name
－ Bit 5: Data-reference
－ Bit 7: EntryID (for buffered reports only)
－ Bit 8: Conf-revision
－ Bit 9: Segmentation
 IntgPd: Integrity period.
10.4.5.2 File Transfer
MMS file services are supported to allow transfer of oscillography, event record or other files from
a PCS-900 series relay.
10.4.5.3 Timestamps
The Universal Time Coordinated(UTC for short) timestamp associated with all IEC61850 data
items represents the lastest change time of either the value or quality flags of the data item.
10.4.5.4 Logical Node Name Prefixes
IEC61850 specifies that each logical node can have a name with a total length of 11 characters.
The name is composed of:
 A five or six-character name prefix.
 A four-character standard name (for example, MMXU, GGIO, PIOC, etc.).
 A one or two-character instantiation index.
Complete names are of the form xxxxxxPTOC1, where the xxxxxx character string is configurable.
Details regarding the logical node naming rules are given in IEC61850 parts 6 and 7-2. It is
recommended that a consistent naming convention be used for an entire substation project.
10.4.5.5 GOOSE Services
IEC61850 specifies the type of broadcast data transfer services: Generic Object Oriented
Substation Events (GOOSE). IEC61850 GOOSE services provide virtual LAN (VLAN) support,
Ethernet priority tagging, and Ether-type Application ID configuration. The support for VLANs and
priority tagging allows for the optimization of Ethernet network traffic. GOOSE messages can be
given a higher priority than standard Ethernet traffic, and they can be separated onto specific

Date: 2013-09-16
10 Communication
VLANs. Devices that transmit GOOSE messages also function as servers. Each GOOSE
publisher contains a “GOOSE control block” to configure and control the transmission.
The GOOSE transmission (including subscribing and publishing) is controlled by GOOSE logic link
settings in device.
The PCS-900 series relays support IEC61850 Generic Object Oriented Substation Event (GOOSE)
communication. All GOOSE messages contain IEC61850 data collected into a dataset. It is this
dataset that is transferred using GOOSE message services. The GOOSE related dataset is
configured in the CID file and it is recommended that the fixed GOOSE be used for
implementations that require GOOSE data transfer between PCS-900 series relays.
IEC61850 GOOSE messaging contains a number of configurable parameters, all of which must be
correct to achieve the successful transfer of data. It is critical that the configured datasets at the
transmission and reception devices are an exact match in terms of data structure, and that the
GOOSE addresses and name strings match exactly.
10.4.6 ACSI Conformance

10.4.6.1 ACSI Basic Conformance Statement
Services Client Server PCS-900 Series

Client-Server Roles
B11 Server side (of Two-party Application-Association) － C1 Y
B12 Client side (of Two-party Application-Association) C1 － N
SCSMS Supported
B21 SCSM: IEC 61850-8-1 used Y Y Y
B22 SCSM: IEC 61850-9-1 used N N N
B23 SCSM: IEC 61850-9-2 used Y N Y
B24 SCSM: other N N N
Generic Substation Event Model (GSE)
B31 Publisher side － O Y
B32 Subscriber side O － Y
Transmission Of Sampled Value Model (SVC)
B41 Publisher side － O N
B42 Subscriber side O － N
Where:
C1: Shall be "M" if support for LOGICAL-DEVICE model has been declared
O: Optional
M: Mandatory
Y: Supported by PCS-900 series relays
N: Currently not supported by PCS-900 series relays

Date: 2013-09-16
10 Communication
10.4.6.2 ACSI Models Conformance Statement
Services Client Server PCS-900 Series

M1 Logical device C2 C2 Y
M2 Logical node C3 C3 Y
M3 Data C4 C4 Y
M4 Data set C5 C5 Y
M5 Substitution O O Y
M6 Setting group control O O Y
Reporting
M7 Buffered report control O O Y
M7-1 sequence-number Y Y Y
M7-2 report-time-stamp Y Y Y
M7-3 reason-for-inclusion Y Y Y
M7-4 data-set-name Y Y Y
M7-5 data-reference Y Y Y
M7-6 buffer-overflow Y Y N
M7-7 entryID Y Y Y
M7-8 BufTm N N N
M7-9 IntgPd Y Y Y
M7-10 GI Y Y Y
M8 Unbuffered report control M M Y
M8-1 sequence-number Y Y Y
M8-2 report-time-stamp Y Y Y
M8-3 reason-for-inclusion Y Y Y
M8-4 data-set-name Y Y Y
M8-5 data-reference Y Y Y
M8-6 BufTm N N N
M8-7 IntgPd N Y Y
Logging
M9 Log control O O N
M9-1 IntgPd N N N
M10 Log O O N
GSE
M12 GOOSE O O Y
M13 GSSE O O N
M14 Multicast SVC O O N
M15 Unicast SVC O O N
M16 Time M M Y
M17 File transfer O O Y
Where:
C2: Shall be "M" if support for LOGICAL-NODE model has been declared

Date: 2013-09-16
10 Communication
C3: Shall be "M" if support for DATA model has been declared
C4: Shall be "M" if support for DATA-SET, Substitution, Report, Log Control, or Time models has
been declared
C5: Shall be "M" if support for Report, GSE, or SMV models has been declared
M: Mandatory
Y: Supported by PCS-900 series relays
N: Currently not supported by PCS-900 series relays
10.4.6.3 ACSI Services Conformance Statement
Services Server/Publisher PCS-931

Server
S1 ServerDirectory M Y
Application association
S2 Associate M Y
S3 Abort M Y
S4 Release M Y
Logical device
S5 LogicalDeviceDirectory M Y
Logical node
S6 LogicalNodeDirectory M Y
S7 GetAllDataValues M Y
Data
S8 GetDataValues M Y
S9 SetDataValues M Y
S10 GetDataDirectory M Y
S11 GetDataDefinition M Y
Data set
S12 GetDataSetValues M Y
S13 SetDataSetValues O Y
S14 CreateDataSet O N
S15 DeleteDataSet O N
S16 GetDataSetDirectory M Y
Substitution
S17 SetDataValues M Y
Setting group control
S18 SelectActiveSG M/O Y
S19 SelectEditSG M/O Y
S20 SetSGValuess M/O Y
S21 ConfirmEditSGValues M/O Y
S22 GetSGValues M/O Y

Date: 2013-09-16
10 Communication
S23 GetSGCBValues M/O Y

Reporting
Buffered report control block
S24 Report M Y
S24-1 data-change M Y
S24-2 qchg-change M N
S24-3 data-update M N
S25 GetBRCBValues M Y
S26 SetBRCBValues M Y
Unbuffered report control block
S27 Report M Y
S27-1 data-change M Y
S27-2 qchg-change M N
S27-3 data-update M N
S28 GetURCBValues M Y
S29 SetURCBValues M Y
Logging
Log control block
S30 GetLCBValues O N
S31 SetLCBValues O N
Log
S32 QueryLogByTime O N
S33 QueryLogAfter O N
S34 GetLogStatusValues O N
Generic substation event model (GSE)
GOOSE control block
S35 SendGOOSEMessage M Y
S36 GetGoReference O Y
S37 GetGOOSEElementNumber O N
S38 GetGoCBValues M Y
S39 SetGoCBValuess M N
Control
S51 Select O N
S52 SelectWithValue M Y
S53 Cancel M Y
S54 Operate M Y
S55 Command-Termination O Y
S56 TimeActivated-Operate O N
File transfer
S57 GetFile M/O Y
S58 SetFile O N
S59 DeleteFile O N

Date: 2013-09-16
10 Communication
S60 GetFileAttributeValues M/O Y

Time
SNTP M Y
10.4.7 Logical Nodes

10.4.7.1 Logical Nodes Table
The PCS-931 series relays support IEC61850 logical nodes as indicated in the following table.
Note that the actual instantiation of each logical node is determined by the product order code.
Nodes PCS-931 Series
L: System Logical Nodes
LPHD: Physical device information YES
LLN0: Logical node zero YES
P: Logical Nodes For Protection Functions
PDIF: Differential YES
PDIR: Direction comparison －
PDIS: Distance YES
PDOP: Directional overpower －
PDUP: Directional underpower －
PFRC: Rate of change of frequency －
PHAR: Harmonic restraint －
PHIZ: Ground detector －
PIOC: Instantaneous overcurrent －
PMRI: Motor restart inhibition －
PMSS: Motor starting time supervision －
POPF: Over power factor －
PPAM: Phase angle measuring －
PSCH: Protection scheme YES
PSDE: Sensitive directional earth fault －
PTEF: Transient earth fault －
PTOC: Time overcurrent YES
PTOF: Overfrequency YES
PTOV: Overvoltage YES
PTRC: Protection trip conditioning YES
PTTR: Thermal overload YES
PTUC: Undercurrent －
PPDP: Pole discrepancy YES

Date: 2013-09-16
10 Communication
PTUV: Undervoltage YES
PUPF: Underpower factor －
PTUF: Underfrequency YES
PVOC: Voltage controlled time overcurrent －
PVPH: Volts per Hz －
PZSU: Zero speed or underspeed －
R: Logical Nodes For Protection Related Functions
RDRE: Disturbance recorder function YES
RADR: Disturbance recorder channel analogue －
RBDR: Disturbance recorder channel binary －
RDRS: Disturbance record handling －
RBRF: Breaker failure YES
RDIR: Directional element －
RFLO: Fault locator YES
RPSB: Power swing detection/blocking YES
RREC: Autoreclosing YES
RSYN: Synchronism-check or synchronizing YES
C: Logical Nodes For Control
CALH: Alarm handling －
CCGR: Cooling group control －
CILO: Interlocking －
CPOW: Point-on-wave switching －
CSWI: Switch controller －
G: Logical Nodes For Generic References
GAPC: Generic automatic process control YES
GGIO: Generic process I/O YES
GSAL: Generic security application －
I: Logical Nodes For Interfacing And Archiving
IARC: Archiving －
IHMI: Human machine interface －
ITCI: Telecontrol interface －
ITMI: Telemonitoring interface －
A: Logical Nodes For Automatic Control
ANCR: Neutral current regulator －
ARCO: Reactive power control －

Date: 2013-09-16
10 Communication
ATCC: Automatic tap changer controller －
AVCO: Voltage control －
M: Logical Nodes For Metering And Measurement
MDIF: Differential measurements YES
MHAI: Harmonics or interharmonics －
MHAN: Non phase related harmonics or interharmonic －
MMTR: Metering －
MMXN: Non phase related measurement －
MMXU: Measurement YES
MSQI: Sequence and imbalance －
MSTA: Metering statistics －
S: Logical Nodes For Sensors And Monitoring
SARC: Monitoring and diagnostics for arcs －
SIMG: Insulation medium supervision (gas) －
SIML: Insulation medium supervision (liquid) －
SPDC: Monitoring and diagnostics for partial discharges －
X: Logical Nodes For Switchgear
TCTR: Current transformer YES
TVTR: Voltage transformer YES
Y: Logical Nodes For Power Transformers
YEFN: Earth fault neutralizer (Peterson coil) －
YLTC: Tap changer －
YPSH: Power shunt －
YPTR: Power transformer －
Z: Logical Nodes For Further Power System Equipment
ZAXN: Auxiliary network －
ZBAT: Battery －
ZBSH: Bushing －
ZCAB: Power cable －
ZCAP: Capacitor bank －
ZCON: Converter －
ZGEN: Generator －
ZGIL: Gas insulated line －
ZLIN: Power overhead line －
ZMOT: Motor －

Date: 2013-09-16
10 Communication
ZREA: Reactor －
ZRRC: Rotating reactive component －
ZSAR: Surge arrestor －
ZTCF: Thyristor controlled frequency converter －
ZTRC: Thyristor controlled reactive component －
10.5 DNP3.0 Interface
10.5.1 Overview
The descriptions given here are intended to accompany this relay. The DNP3.0 protocol is not
described here; please refer to the DNP3.0 protocol standard for the details about the DNP3.0
implementation. This manual only specifies which objects, variations and qualifiers are supported
in this relay, and also specifies what data is available from this relay via DNP3.0.
The relay operates as a DNP3.0 slave and supports subset level 2 of the protocol, plus some of
the features from level 3. The DNP3.0 communication uses the Ethernet ports at the rear side of
this relay. The Ethernet ports are optional: electrical or optical.
10.5.2 Link Layer Functions

Please see the DNP3.0 protocol standard for the details about the linker layer functions.
10.5.3 Transport Functions

Please see the DNP3.0 protocol standard for the details about the transport functions.
10.5.4 Application Layer Functions

10.5.4.1 Time Synchronization
1. Time delay measurement
Master/Slave Function Code Object Variation Qualifier

Master 0x17 - - -
Slave 0x81 0x34 0x02 0x07
2. Read time of device

Master 0x01 0x34 0x00, 0x01 0x07-
Slave 0x81 0x32 0x01 0x07
3. Write time of device

Master 0x02 0x32 0x01 0x00, 0x01, 0x07, 0x08
Slave 0x81 - - -

Date: 2013-09-16
10 Communication
10.5.4.2 Supported Writing Functions
1. Write time of device
See Section 10.5.4.1 for the details.
2. Reset the CU (Reset IIN bit7)

Master 0x02 0x50 0x01 0x00, 0x01
Slave 0x81 - - -
10.5.4.3 Supported Reading Functions
1. Supported qualifiers
Master Qualifier 0x00 0x01 0x06 0x07 0x08

Slave Qualifier 0x00 0x01 0x01 0x07 0x08
2. Supported objects and variations
 Object 1, Binary inputs
Master Variation 0x00 0x01 0x02

Slave Variation 0x02 0x01 0x02
The protection operation signals, alarm signals and binary input state change signals are
transported respectively according to the variation sequence in above table.
 Object 2, SOE
Master Variation 0x00 0x01 0x02 0x03

Slave Variation 0x02 0x01 0x02 0x03
If the master qualifier is “0x07”, the slave responsive qualifier is “0x27”; and if the master
qualifier is “0x01”, “0x06” or “0x08”, the slave responsive qualifier is “0x28”.
 Object 30, Analog inputs
Master Variation 0x00 0x01 0x02 0x03 0x04

Slave Variation 0x01 0x01 0x02 0x03 0x04
The measurement values are transported firstly, and then the measurement values are
transported.
 Object 40, Analog outputs
Master Variation 0x00 0x01 0x02

Slave Variation 0x01 0x01 0x02
The protection settings are transported in this object.
 Object 50, Time Synchronization
See Section 10.5.4.1 for the details.

Date: 2013-09-16
10 Communication
3. Class 0 data request
The master adopts the “Object 60” for the Class 0 data request and the variation is “0x01”.
The slave responds with the above mentioned “Object 1”, “Object 30” and “Object 40” (see
“Supported objects and variations” in Section 10.5.4.3).
4. Class 1 data request
The master adopts the “Object 60” for the Class 1 data request and the variation is “0x02”.
The slave responds with the above mentioned “Object 2” (see “Supported objects and
variations” in Section 10.5.4.3).
5. Multiple object request
The master adopts the “Object 60” for the multiple object request and the variation is “0x01”,
“0x02”, “0x03” and “0x04”.
The slave responds with the above mentioned “Object 1”, “Object 2”, “Object 30” and “Object
40” (see “Supported objects and variations” in Section 10.5.4.3).
10.5.4.4 Remote Control Functions
The function code 0x03 and 0x04 are supported in this relay. The function code 0x03 is for the
remote control with selection; and the function code 0x04 is for the remote control with execution.
The selection operation must be executed before the execution operation, and the single point
control object can be supported to this relay.
Master Qualifier 0x17 0x27 0x18 0x28

Slave Qualifier 0x17 0x27 0x18 0x28
The “Object 12” is for the remote control functions.
Master Variation 0x01 0x01: closing

Control Code
Slave Variation 0x01 0x10: tripping

Date: 2013-09-16
11 Installation
11 Installation
Table of Contents
11 Installation .................................................................................... 11-a
11.1 Overview ....................................................................................................... 11-1
11.2 Safety Information ........................................................................................ 11-1
11.3 Checking Shipment ...................................................................................... 11-2
11.4 Material and Tools Required........................................................................ 11-2
11.5 Device Location and Ambient Conditions.................................................. 11-2
11.6 Mechanical Installation ................................................................................ 11-3
11.7 Electrical Installation and Wiring ................................................................ 11-4
11.7.1 Grounding Guidelines .................................................................................................... 11-4
11.7.2 Cubicle Grounding ......................................................................................................... 11-4
11.7.3 Ground Connection on the Device ................................................................................. 11-5
11.7.4 Grounding Strips and their Installation............................................................................ 11-6
11.7.5 Guidelines for Wiring ...................................................................................................... 11-6
11.7.6 Wiring for Electrical Cables ............................................................................................ 11-7
List of Figures
Figure 11.6-1 Dimensions and panel cut-out of PCS-931 ..................................................... 11-3
Figure 11.6-2 Demonstration of plugging a board into its corresponding slot .................. 11-4
Figure 11.7-1 Cubicle grounding system ............................................................................... 11-5
Figure 11.7-2 Ground terminal of this relay ........................................................................... 11-6
Figure 11.7-3 Ground strip and termination .......................................................................... 11-6
Figure 11.7-4 Glancing demo about the wiring for electrical cables ................................... 11-7

Date: 2013-09-11
11 Installation

Date: 2013-09-11
11 Installation
11.1 Overview
The device must be shipped, stored and installed with the greatest care.
Choose the place of installation such that the communication interface and the controls on the
front of the device are easily accessible.
Air must circulate freely around the equipment. Observe all the requirements regarding place of
installation and ambient conditions given in this instruction manual.
Take care that the external wiring is properly brought into the equipment and terminated correctly
and pay special attention to grounding. Strictly observe the corresponding guidelines contained in
this section.
11.2 Safety Information

Modules and units may only be replaced by correspondingly trained personnel. Always observe
the basic precautions to avoid damage due to electrostatic discharge when handling the
equipment.
In certain cases, the settings have to be configured according to the demands of the engineering
configuration after replacement. It is therefore assumed that the personnel who replace modules
and units are familiar with the use of the operator program on the service PC.
DANGER!
Only insert or withdraw the PWR module while the power supply is switched off. To this end,
disconnect the power supply cable that connects with the PWR module.
WARNING!
Only insert or withdraw other modules while the power supply is switched off.
WARNING!
The modules may only be inserted in the slots designated in Section 6.2. Components can
be damaged or destroyed by inserting boards in the wrong slots.
DANGER!
Improper handling of the equipment can cause damage or an incorrect response of the
equipment itself or the primary plant.
WARNING!
Industry packs and ribbon cables may only be replaced or the positions of jumpers be
changed on a workbench appropriately designed for working on electronic equipment. The

Date: 2013-09-11
11 Installation
modules, bus backplanes are sensitive to electrostatic discharge when not in the unit's
housing.
The basic precautions to guard against electrostatic discharge are as follows:
 Should boards have to be removed from this relay installed in a grounded cubicle in an HV
switchgear installation, please discharge yourself by touching station ground (the cubicle)
beforehand.
 Only hold electronic boards at the edges, taking care not to touch the components.
 Only works on boards that have been removed from the cubicle on a workbench designed for
electronic equipment and wear a grounded wristband. Do not wear a grounded wristband,
however, while inserting or withdrawing units.
 Always store and ship the electronic boards in their original packing. Place electronic parts in
electrostatic screened packing materials.
11.3 Checking Shipment

Check that the consignment is complete immediately upon receipt. Notify the nearest NR
Company or agent, should departures from the delivery note, the shipping papers or the order be
found.
Visually inspect all the material when unpacking it. When there is evidence of transport damage,
lodge a claim immediately in writing with the last carrier and notify the nearest NR Company or
agent.
If the equipment is not going to be installed immediately, store all the parts in their original packing
in a clean dry place at a moderate temperature. The humidity at a maximum temperature and the
permissible storage temperature range in dry air are listed in Chapter “Technical Data”.
11.4 Material and Tools Required

The necessary mounting kits will be provided, including screws, pincers and assembly
instructions.
A suitable drill and spanners are required to secure the cubicles to the floor using the plugs
provided (if this relay is mounted in cubicles).
11.5 Device Location and Ambient Conditions

The place of installation should permit easy access especially to front of the device, i.e. to the
human machine interface of the equipment.
There should also be free access at the rear of the equipment for additions and replacement of
electronic boards.
Since every piece of technical equipment can be damaged or destroyed by inadmissible ambient
conditions, such as:

Date: 2013-09-11
11 Installation
1. The location should not be exposed to excessive air pollution (dust, aggressive substances).
2. Severe vibration, extreme changes of temperature, high levels of humidity, surge voltages of
high amplitude and short rise time and strong induced magnetic fields should be avoided as
far as possible.
3. Air must not be allowed to circulate freely around the equipment.
The equipment can in principle be mounted in any attitude, but it is normally mounted vertically
(visibility of markings).
WARNING!
Excessively high temperature can appreciably reduce the operating life of this relay.
11.6 Mechanical Installation

The device adopts IEC standard chassis and is rack with modular structure. It uses an integral
faceplate and plug terminal block on backboard for external connections. PCS-931 series is IEC
4U high, and Figure 11.6-1 shows its dimensions and panel cut-out.
Figure 11.6-1 Dimensions and panel cut-out of PCS-931
Note!
It is necessary to leave enough space top and bottom of the cut-out in the cubicle for heat
emission of this relay.
The safety instructions must be abided by when installing the boards, please see Section 11.2 for
the details.

Date: 2013-09-11
11 Installation
Following figure shows the installation way of a module being plugged into a corresponding slot.
Figure 11.6-2 Demonstration of plugging a board into its corresponding slot
In the case of equipment supplied in cubicles, place the cubicles on the foundations that have
been prepared. Take care while doing so not to jam or otherwise damage any of the cables that
have already been installed. Secure the cubicles to the foundations.
11.7 Electrical Installation and Wiring

11.7.1 Grounding Guidelines
Switching operations in HV installations generate transient over voltages on control signal cables.
There is also a background of electromagnetic RF fields in electrical installations that can induce
spurious currents in the devices themselves or the leads connected to them.
All these influences can influence the operation of electronic apparatus.
On the other hand, electronic apparatus can transmit interference that can disrupt the operation of
other apparatus.
In order to minimize these influences as far as possible, certain standards have to be observed
with respect to grounding, wiring and screening.
Note!
All these precautions can only be effective if the station ground is of good quality.
11.7.2 Cubicle Grounding

The cubicle must be designed and fitted out such that the impedance for RF interference of the
ground path from the electronic device to the cubicle ground terminal is as low as possible.
Metal accessories such as side plates, blanking plates etc., must be effectively connected
surface-to-surface to the grounded frame to ensure a low-impedance path to ground for RF
interference. The contact surfaces must not only conduct well, they must also be non-corroding.
Note!
If the above conditions are not fulfilled, there is a possibility of the cubicle or parts of it

Date: 2013-09-11
11 Installation
forming a resonant circuit at certain frequencies that would amplify the transmission of
interference by the devices installed and also reduce their immunity to induced interference.
Movable parts of the cubicle such as doors (front and back) or hinged equipment frames must be
effectively grounded to the frame by three braided copper strips (see Figure 11.7-1).
The metal parts of the cubicle housing and the ground rail are interconnected electrically
conducting and corrosion proof. The contact surfaces shall be as large as possible.
Note!
For metallic connections please observe the voltage difference of both materials according
to the electrochemical code.
The cubicle ground rail must be effectively connected to the station ground rail by a grounding strip
(braided copper).
Door or hinged
equipment frame
Cubicle ground
rail close to floor
Braided
copper strip
Station
ground
Conducting
connection
Figure 11.7-1 Cubicle grounding system
11.7.3 Ground Connection on the Device

There is a ground terminal on the rear panel, and the ground braided copper strip can be
connected with it. Take care that the grounding strip is always as short as possible. The main thing
is that the device is only grounded at one point. Grounding loops from unit to unit are not allowed.
There are some ground terminals on some connectors of this relay, and the sign is “GND”. All the
ground terminals are connected in the cabinet of this relay. So, the ground terminal on the rear
panel (see Figure 11.7-2) is the only ground terminal of this device.

Date: 2013-09-11
11 Installation
Figure 11.7-2 Ground terminal of this relay
11.7.4 Grounding Strips and their Installation

High frequency currents are produced by interference in the ground connections and because of
skin effect at these frequencies, only the surface region of the grounding strips is of consequence.
The grounding strips must therefore be of (preferably tinned) braided copper and not round copper
conductors, as the cross-section of round copper would have to be too large.
Proper terminations must be fitted to both ends (press/pinch fit and tinned) with a hole for bolting
them firmly to the items to be connected.
The surfaces to which the grounding strips are bolted must be electrically conducting and
non-corroding.
The following figure shows the ground strip and termination.
Press/pinch fit
cable terminal
Braided
copper strip Terminal bolt
Contact surface
Figure 11.7-3 Ground strip and termination
11.7.5 Guidelines for Wiring

There are several types of cables that are used in the connection of this relay: braided copper
cable, serial communication cable etc. Recommendation of each cable:
 Grounding: braided copper cable, 2.5mm2 ~ 6.0mm2
 Power supply, binary inputs & outputs: brained copper cable, 1.0mm2 ~ 2.5mm2
 AC voltage inputs: brained copper cable, 1.0mm2 ~ 2.5mm2
 AC current inputs: brained copper cable, 1.5mm2 ~ 4.0mm2
 Serial communication: 4-core shielded braided cable
 Ethernet communication: 4-pair screened twisted category 5E cable

Date: 2013-09-11
11 Installation
11.7.6 Wiring for Electrical Cables

A female connector is used for connecting the wires with it, and then a female connector plugs into
a corresponding male connector that is in the front of one board. See Chapter “Hardware” for
further details about the pin defines of these connectors.
The following figure shows the glancing demo about the wiring for the electrical cables.
01 02
03 04
Tighten 05 06
07 08
09 10
11 12
01
13 14
15 16
17 18
19 20
21 22
23 24
Figure 11.7-4 Glancing demo about the wiring for electrical cables
DANGER!
Never allow the current transformer (CT) secondary circuit connected to this equipment to
be opened while the primary system is live. Opening the CT circuit will produce a
dangerously high voltage.

Date: 2013-09-11
11 Installation

Date: 2013-09-11
12 Commissioning
12 Commissioning
Table of Contents
12 Commissioning ............................................................................ 12-a
12.1 Overview ...................................................................................................... 12-1
12.2 Safety Instructions ...................................................................................... 12-1
12.3 Commission Tools ...................................................................................... 12-2
12.4 Setting Familiarization ................................................................................ 12-2
12.5 Product Checks ........................................................................................... 12-3
12.5.1 With the Relay De-energized ......................................................................................... 12-3
12.5.2 With the Relay Energized............................................................................................... 12-5
12.5.3 Print Fault Report ........................................................................................................... 12-8
12.5.4 On-load Checks ............................................................................................................. 12-8
12.6 Final Checks ................................................................................................ 12-9

Date: 2011-04-13
12 Commissioning

Date: 2011-04-13
12 Commissioning
12.1 Overview
This relay is fully numerical in their design, implementing all protection and non-protection
functions in software. The relay employs a high degree of self-checking and in the unlikely event of
a failure, will give an alarm. As a result of this, the commissioning test does not need to be as
extensive as with non-numeric electronic or electro-mechanical relays.
To commission numerical relays, it is only necessary to verify that the hardware is functioning
correctly and the application-specific software settings have been applied to the relay.
Blank commissioning test and setting records are provided at the end of this manual for
completion as required.
Before carrying out any work on the equipment, the user should be familiar with the contents of the
safety and technical data sections and the ratings on the equipment’s rating label.
12.2 Safety Instructions
WARNING!
Hazardous voltages are present in this electrical equipment during operation.

Non-observance of the safety rules can result in severe personal injury or property
damage.
WARNING!
Only the qualified personnel shall work on and around this equipment after becoming
thoroughly familiar with all warnings and safety notices of this manual as well as with the
applicable safety regulations.
Particular attention must be drawn to the following:
 The earthing screw of the device must be connected solidly to the protective earth conductor
before any other electrical connection is made.
 Hazardous voltages can be present on all circuits and components connected to the supply
voltage or to the measuring and test quantities.
 Hazardous voltages can be present in the device even after disconnection of the supply
voltage (storage capacitors!)
 The limit values stated in the Chapter “Technical Data” must not be exceeded at all, not even
during testing and commissioning.
 When testing the device with secondary test equipment, make sure that no other
measurement quantities are connected. Take also into consideration that the trip circuits and
maybe also close commands to the circuit breakers and other primary switches are
disconnected from the device unless expressly stated.

Date: 2011-04-13
12 Commissioning
DANGER!
Current transformer secondary circuits must have been short-circuited before the current
leads to the device are disconnected.
WARNING!
Primary test may only be carried out by qualified personnel, who are familiar with the
commissioning of protection system, the operation of the plant and safety rules and
regulations (switching, earthing, etc.).
12.3 Commission Tools

Minimum equipment required:
 Multifunctional dynamic current and voltage injection test set with interval timer.
 Multimeter with suitable AC current range and AC/DC voltage ranges of 0~440V and 0~250V
respectively.
 Continuity tester (if not included in the multimeter).
 Phase angle meter.
 Phase rotation meter.
Note!
Modern test set may contain many of the above features in one unit.
Optional equipment:
 An electronic or brushless insulation tester with a DC output not exceeding 500V (for
insulation resistance test when required).
 A portable PC, with appropriate software (this enables the rear communications port to be
tested, if this is to be used, and will also save considerable time during commissioning).
 EIA RS-485 to EIA RS-232 converter (if EIA RS-485 IEC60870-5-103 port is being tested).
 PCS-900 serials dedicated protection tester HELP-2000.
12.4 Setting Familiarization

When commissioning this device for the first time, sufficient time should be allowed to become
familiar with the method by which the settings are applied. A detailed description of the menu
structure of this relay is contained in Chapter “Operation Theory” and Chapter “Settings”.
With the front cover in place all keys are accessible. All menu cells can be read. The LED
indicators and alarms can be reset. Protection or configuration settings can be changed, or fault

Date: 2011-04-13
12 Commissioning
and event records cleared. However, menu cells will require the appropriate password to be
entered before changes can be made.
Alternatively, if a portable PC is available together with suitable setting software (such as

PCS-9700 SAS software), the menu can be viewed one page at a time to display a full column of
data and text. This PC software also allows settings to be entered more easily, saved to a file on
disk for future reference or printed to produce a setting record. Refer to the PC software user
manual for details. If the software is being used for the first time, allow sufficient time to become
familiar with its operation.
12.5 Product Checks
These product checks cover all aspects of the relay which should be checked to ensure that it has
not been physically damaged prior to commissioning, is functioning correctly and all input quantity
measurements are within the stated tolerances.
If the application-specific settings have been applied to the relay prior to commissioning, it is
advisable to make a copy of the settings so as to allow them restoration later. This could be done
by extracting the settings from the relay itself via printer or manually creating a setting record.
12.5.1 With the Relay De-energized

This relay is fully numerical and the hardware is continuously monitored. Commissioning tests can
be kept to a minimum and need only include hardware tests and conjunctive tests. The function
tests are carried out according to user’s correlative regulations.
The following tests are necessary to ensure the normal operation of the equipment before it is first
put into service.
 Hardware tests
These tests are performed for the following hardware to ensure that there is no hardware
defect. Defects of hardware circuits other than the following can be detected by
self-monitoring when the DC power is supplied.
 User interfaces test
 Binary input circuits and output circuits test
 AC input circuits test
 Function tests
These tests are performed for the following functions that are fully software-based. Tests of
the protection schemes and fault locator require a dynamic test set.
 Measuring elements test
 Timers test
 Measurement and recording test

Date: 2011-04-13
12 Commissioning
 Conjunctive tests
The tests are performed after the relay is connected with the primary equipment and other
external equipment.
 On load test.
 Phase sequence check and polarity check.
12.5.1.1 Visual Inspection
After unpacking the product, check for any damage to the relay case. If there is any damage, the
internal module might also have been affected, contact the vendor. The following items listed is
necessary.
 Protection panel
Carefully examine the protection panel, protection equipment inside and other parts inside to
see that no physical damage has occurred since installation.
The rated information of other auxiliary protections should be checked to ensure it is correct
for the particular installation.
 Panel wiring
Check the conducting wire which is used in the panel to assure that their cross section
meeting the requirement.
Carefully examine the wiring to see that they are no connection failure exists.
 Label
Check all the isolator binary inputs, terminal blocks, indicators, switches and push buttons to
make sure that their labels meet the requirements of this project.
 Device plug-in modules
Check each plug-in module of the equipments on the panel to make sure that they are well
installed into the equipment without any screw loosened.
 Earthing cable
Check whether the earthing cable from the panel terminal block is safely screwed to the panel
steel sheet.
 Switch, keypad, isolator binary inputs and push button
Check whether all the switches, equipment keypad, isolator binary inputs and push buttons
work normally and smoothly.
12.5.1.2 Insulation Test (if required)
Insulation resistance tests are only necessary during commissioning if it is required for them to be
done and they have not been performed during installation.

Date: 2011-04-13
12 Commissioning
Isolate all wiring from the earth and test the isolation with an electronic or brushless insulation
tester at a DC voltage not exceeding 500V, The circuits need to be tested should include:
 Voltage transformer circuits
 Current transformer circuits
 DC power supply
 Optic-isolated control inputs
 Output contacts
 Communication ports
The insulation resistance should be greater than 100MΩ at 500V.
Test method:
To unplug all the terminals sockets of this relay, and do the Insulation resistance test for each
circuit above with an electronic or brushless insulation tester.
On completion of the insulation resistance tests, ensure all external wiring is correctly reconnected
to the protection.
12.5.1.3 External Wiring
Check that the external wiring is correct to the relevant relay diagram and scheme diagram.
Ensure as far as practical that phasing/phase rotation appears to be as expected.
Check the wiring against the schematic diagram for the installation to ensure compliance with the
customer’s normal practice.
12.5.1.4 Auxiliary Power Supply
The relay only can be operated under the auxiliary power supply depending on the relay’s nominal
power supply rating.
The incoming voltage must be within the operating range specified in Chapter “Technical Data”,
before energizing the relay, measure the auxiliary supply to ensure it within the operating range.
Other requirements to the auxiliary power supply are specified in Chapter “Technical Data”. See
this section for further details about the parameters of the power supply.
WARNING!
Energize this relay only if the power supply is within the specified operating ranges in
Chapter “Technical Data”.
12.5.2 With the Relay Energized

The following groups of checks verify that the relay hardware and software is functioning correctly
and should be carried out with the auxiliary supply applied to the relay.

Date: 2011-04-13
12 Commissioning
The current and voltage transformer connections must remain isolated from the relay for these
checks. The trip circuit should also remain isolated to prevent accidental operation of the
associated circuit breaker.
12.5.2.1 Front Panel LCD Display
Connect the relay to DC power supply correctly and turn the relay on. Check program version and
forming time displayed in command menu to ensure that are corresponding to what ordered.
12.5.2.2 Date and Time
If the time and date is not being maintained by substation automation system, the date and time
should be set manually.
Set the date and time to the correct local time and date using menu item “Clock”.
In the event of the auxiliary supply failing, with a battery fitted on CPU board, the time and date will
be maintained. Therefore when the auxiliary supply is restored the time and date will be correct
and not need to set again.
To test this, remove the auxiliary supply from the relay for approximately 30s. After being
re-energized, the time and date should be correct.
12.5.2.3 Light Emitting Diodes (LEDs)
On power up, the green LED “HEALTHY” should have illuminated and stayed on indicating that
the relay is healthy.
The relay has latched signal relays which remember the state of the trip, auto-reclose when the
relay was last energized from an auxiliary supply. Therefore these indicators may also illuminate
when the auxiliary supply is applied. If any of these LEDs are on then they should be reset before
proceeding with further testing. If the LED successfully reset, the LED goes out. There is no testing
required for that that LED because it is known to be operational.
It is likely that alarms related to voltage transformer supervision will not reset at this stage.
12.5.2.4 Testing HEALTHY and ALARM LEDs
Apply the rated DC power supply and check that the “HEALTHY” LED is lighting in green. We
need to emphasize that the “HEALTHY” LED is always lighting in operation course except that the
equipment find serious errors in it.
Produce one of the abnormal conditions listed in Chapter “Supervision”, the “ALARM” LED will
light in yellow. When abnormal condition reset, the “ALARM” LED extinguishes.
12.5.2.5 Testing AC Current Inputs
This test verified that the accuracy of current measurement is within the acceptable tolerances.
Apply rated current to each current transformer input in turn; checking its magnitude using a
multimeter/test set readout. The corresponding reading can then be checked in the relays menu.
The measurement accuracy of the protection is 2.5% or 0.02In. However, an additional allowance

Date: 2011-04-13
12 Commissioning
must be made for the accuracy of the test equipment being used.
Note!
The closing circuit should remain isolated during these checks to prevent accidental
operation of the associated circuit breaker.
Group No. Item Input Value Input Angle Display Value Display Angle
Ia
Three-phase current 1 Ib
Ic
Ia
Ic
Ia
Ic
Ia
Three-phase current …… Ib
Ic
12.5.2.6 Testing AC Voltage Inputs
This test verified that the accuracy of voltage measurement is within the acceptable tolerances.
Apply rated voltage to each voltage transformer input in turn; checking its magnitude using a
multimeter/test set readout. The corresponding reading can then be checked in the relays menu.
The measurement accuracy of the relay is 2.5% or 0.1V. However an additional allowance must be
made for the accuracy of the test equipment being used.
Note!
The closing circuit should remain isolated during these checks to prevent accidental
operation of the associated circuit breaker.
Ua
Three-phase voltage 1 Ub
Uc
Ua
Three-phase voltage 2 Ub
Uc
Three-phase voltage 3 Ua

Date: 2011-04-13
12 Commissioning
Ub
Uc
Ua
Three-phase voltage…… Ub
Uc
12.5.2.7 Testing Binary Inputs
This test checks that all the binary inputs on the equipment are functioning correctly.
The binary inputs should be energized one at a time, see external connection diagrams for
terminal numbers.
Ensure that the voltage applied on the binary input must be within the operating range.
The status of each binary input can be viewed using relay menu. Sign “1” denotes an energized
input and sign “0” denotes a de-energized input.
Terminal No. Signal Name BI Status on LCD Correct?
12.5.3 Print Fault Report

In order to acquire the details of protection operation, it is convenient to print the fault report of
protection device. The printing work can be easily finished when operator presses the print button
on panel of protection device to energize binary input [BI_Print] or operate control menu. What
should be noticed is that only the latest fault report can be printed if operator presses the print
button. A complete fault report includes the content shown as follows.
1) Trip event report
2) Binary input when protection devices start
3) Self-check and the transition of binary input in the process of devices start
4) Fault wave forms compatible with COMTRADE
5) The setting value when the protection device trips
12.5.4 On-load Checks

The objectives of the on-load checks are:
 Confirm the external wiring to the current and voltage inputs is correct.
 Measure the magnitude of on-load current and voltage (if applicable).
 Check the polarity of each current transformer.

Date: 2011-04-13
12 Commissioning
However, these checks can only be carried out if there are no restrictions preventing the
tenderization of the plant being protected.
Remove all test leads, temporary shorting leads, etc. and replace any external wiring that has
been removed to allow testing.
If it has been necessary to disconnect any of the external wiring from the protection in order to
perform any of the foregoing tests, it should be ensured that all connections are replaced in
accordance with the relevant external connection or scheme diagram. Confirm current and voltage
transformer wiring.
12.6 Final Checks
After the above tests are completed, remove all test or temporary shorting leads, etc. If it has been
necessary to disconnect any of the external wiring from the protection in order to perform the
wiring verification tests, it should be ensured that all connections are replaced in accordance with
the relevant external connection or scheme diagram.
Ensure that the protection has been restored to service.
If the protection is in a new installation or the circuit breaker has just been maintained, the circuit
breaker maintenance and current counters should be zero. If a test block is installed, remove the
test plug and replace the cover so that the protection is put into service.
Ensure that all event records, fault records, disturbance records and alarms have been cleared
and LED’s has been reset before leaving the protection.

Date: 2011-04-13
12 Commissioning

Date: 2011-04-13
13 Maintenance
13 Maintenance
Table of Contents
13 Maintenance ................................................................................. 13-a
13.1 Appearance Check ...................................................................................... 13-1
13.2 Failure Tracing And Repair ......................................................................... 13-1
13.3 Replace Failed Modules ............................................................................. 13-1
13.4 Cleaning ....................................................................................................... 13-3
13.5 Storage ......................................................................................................... 13-3

Date: 2011-04-13
13 Maintenance

Date: 2011-04-13
13 Maintenance
NR numerical relay PCS-931 is designed to require no special maintenance. All measurement and
signal processing circuit are fully solid state. All input modules are also fully solid state. The output
relays are hermetically sealed.
Since the device is almost completely self-monitored, from the measuring inputs to the output
relays, hardware and software defects are automatically detected and reported. The
self-monitoring ensures the high availability of the device and generally allows for a corrective
rather than preventive maintenance strategy. Therefore, maintenance checks in short intervals are
not required.
Operation of the device is automatically blocked when a hardware failure is detected. If a problem
is detected in the external measuring circuits, the device normally only provides alarm messages.
13.1 Appearance Check

1. The relay case should be clean without any dust stratification. Case cover should be sealed
well. No component has any mechanical damage and distortion, and they should be firmly fixed in
the case. Relay terminals should be in good condition. The keys on the front panel with very good
feeling can be operated flexibly.
2. It is only allowed to plug or withdraw relay board when the supply is reliably switched off.
Never allow the CT secondary circuit connected to this equipment to be opened while the primary
system is live when withdrawing an AC module. Never try to insert or withdraw the relay board
when it is unnecessary.
3. Check weld spots on PCB whether they are well soldered without any rosin joint. All dual
inline components must be well plugged.
13.2 Failure Tracing And Repair

Failures will be detected by automatic supervision or regular testing.
When a failure is detected by supervision, a remote alarm is issued and the failure is indicated on
the front panel with LED indicators and LCD display. It is also recorded in the event record.
Failures detected by supervision are traced by checking the “Superv Events” screen on the LCD.
When a failure is detected during regular testing, confirm the following:
 Test circuit connections are correct
 Modules are securely inserted in position
 Correct DC power voltage is applied
 Correct AC inputs are applied
 Test procedures comply with those stated in the manual
13.3 Replace Failed Modules

If the failure is identified to be in the relay module and the user has spare modules, the user can

Date: 2011-04-13
13 Maintenance
recover the protection by replacing the failed modules.
Repair at the site should be limited to module replacement. Maintenance at the component level is
not recommended.
Check that the replacement module has an identical module name (AI, PWR, CPU, SIG, BI, BO,
etc.) and hardware type-form as the removed module. Furthermore, the CPU module replaced
should have the same software version. In addition, the AI and PWR module replaced should have
the same ratings.
The module name is indicated on the top front of the module. The software version is indicated in
LCD menu “Version Info”.
Caution!
When handling a module, take anti-static measures such as wearing an earthed wrist band
and placing modules on an earthed conductive mat. Otherwise, many of the electronic
components could suffer damage. After replacing the CPU module, check the settings.
1) Replacing a module
 Switch off the DC power supply
 Disconnect the trip outputs
 Short circuit all AC current inputs and disconnect all AC voltage inputs
 Unscrew the module.
Warning!
Hazardous voltage can be present in the DC circuit just after switching off the DC power
supply. It takes approximately 30 seconds for the voltage to discharge.
2) Replacing the Human Machine Interface Module (front panel)
 Open the relay front panel
 Unplug the ribbon cable on the front panel by pushing the catch outside.
 Detach the HMI module from the relay
 Attach the replacement module in the reverse procedure.
3) Replacing the AI, PWR, CPU, BI or BO module
 Unscrew the module connector
 Unplug the connector from the target module.
 Unscrew the module.
 Pull out the module

Date: 2011-04-13
13 Maintenance
 Inset the replacement module in the reverser procedure.
 After replacing the CPU module, input the application-specific setting values again.
Warning!
Units and modules may only be replaced while the supply is switched off and only by
appropriately trained and qualified personnel. Strictly observe the basic precautions to
guard against electrostatic discharge.
Warning!
When handling a module, take anti-static measures such as wearing an earthed wrist band
and placing modules on an earthed conductive mat. Otherwise, many of the electronic
components could suffer damage. After replacing the CPU module, check the settings.
Danger!
After replacing modules, be sure to check that the same configuration is set as before the
replacement. If this is not the case, there is a danger of the unintended operation of
switchgear taking place or of protections not functioning correctly. Persons may also be
put in danger.
13.4 Cleaning
Before cleaning the relay, ensure that all AC/DC supplies, current transformer connections are
isolated to prevent any chance of an electric shock whilst cleaning. Use a smooth cloth to clean
the front panel. Do not use abrasive material or detergent chemicals.
13.5 Storage
The spare relay or module should be stored in a dry and clean room. Based on IEC standard
60255-1 the storage temperature should be from -40oC to +70oC, but the temperature of from 0oC
to +40oC is recommended for long-term storage.

Date: 2011-04-13
13 Maintenance

Date: 2011-04-13
Table of Contents
14 Decommissioning and Disposal................................................. 14-a
14.1 Decommissioning ....................................................................................... 14-1
14.2 Disposal ....................................................................................................... 14-1

Date: 2011-04-13

Date: 2011-04-13
14.1 Decommissioning
1. Switching off
To switch off the PCS-931, switch off the external miniature circuit breaker of the power supply.
2. Disconnecting Cables
Disconnect the cables in accordance with the rules and recommendations made by relational
department.
Danger!
Before disconnecting the power supply cables that connected with the PWR module of the
PCS-931, make sure that the external miniature circuit breaker of the power supply is
switched off.
Danger!
Before disconnecting the cables that are used to connect analog input module with the
primary CTs and VTs, make sure that the circuit breaker for the primary CTs and VTs is
switched off.
3. Dismantling
The PCS-931 rack may now be removed from the system cubicle, after which the cubicles may
also be removed.
Danger!
When the station is in operation, make sure that there is an adequate safety distance to
live parts, especially as dismantling is often performed by unskilled personnel.
14.2 Disposal
In every country there are companies specialized in the proper disposal of electronic waste.
Note!
Strictly observe all local and national regulations when disposing of the device.

Date: 2011-04-13

Date: 2011-04-13

In the latest version of the instruction manual, several descriptions on existing features have been
modified.
Manual version and modification history records
Manual Version Software

Date Description of change
Source New Version
R1.00 R1.00 2011-07-07  Form the original manual
 Add the description about C37.94

 Rewrite datas of ambient temperature and humidity
range and binary input
 Amend fault detector (FD)
 Add load encroachment element
 Delete blinder element
R1.00 R1.01 R1.10 2011-12-16  Amend current differential protection
 Add broken conductor protection
 Amend descriptions of supervision alarms
 Add remote control function
 Add explanations about that external CT circuit is closed
itself
 Rewrite configurable function based on PCS-Explorer
 Modify remote control function

R1.01 R1.02 R1.10 2012-03-15
 Add GOOSE alarm signals
 Modify setting range of underfrequency protection
R1.02 R1.03 R1.10 2012-05-08
 Add blocking AR logic
2012-07-02  Add dead zone protection
 Modify logic of power swing blocking releasing
R1.03 R1.04 R2.00 2012-07-07
 Modify logic of reclosing failure and success
2012-08-14  Add zone 5 of distance protection
2012-12-10  Modify the breaking capacity of binary output contact
 Modify mechanical installation size of the device
2013-05-29
 Modify the logic of AR
 Add symbol corresponding relationship about phase
sequence
2013-06-01
R1.04 R1.05 R2.10  Modify the breaking capacity of binary output contact
 Add the setting of system parameters
 Add output sigals of function enabled and element
operation ahead time delay.
2013-05-29
 Add FD condition for all function logics
 Modify the setting description of clock synchronization

Date: 2014-02-24
Manual Version Software

Date Description of change
Source New Version
 Modify function number of overcurrent protection for VT
circuit failure
 Add settings for broken conductor protection and modify
the logic
 Add function block diagram for power swing blocking
releasing, current direction, trip logic, faulty phase
selection and fault location
R1.04 R1.05 R2.11 2013-09-12
 Add frequency upper limit setting and frequency lower
limit setting for alarm
 Add the setting [IP_StandbyServer_SNTP] (the address
of the standby SNTP time synchronization server) for
communication settings
 Modify LCD displays and descriptions of human
machine interface
 Modify setting range of current direction settings
R1.04 R1.05 R2.12 2013-11-11
 Modify the logic of VT circuit supervision
 Delete the setting [phi0_Reach] (Phase angle of line
zero-sequence impedance)
 Add the seting items of communication setting
([Opt_Display_Status], [t_Dly_Net_DNP],
2013-12-25
R1.05 R1.06 R2.13 [Fmt_Setting_DNP])
 Add the setting items of Quadrilateral Distance
Protection ([21Q.ZGx.RCA], [21Q.ZPx.RCA], x=1, 2, 3,
4)
2013-12-27  Add reverse power protection
 Add directionality option setting for reverse power
2014-02-24 protection [32R.Opt_Dir], and modify the corresponding
R1.06 R1.07 R2.13
logic of reverse power protection
2014-03-06  Modify the logic of differential protection self-check

Date: 2014-02-24

PCS 931 X Instruction Manual EN Domestic General PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PCS 931 X Instruction Manual EN Domestic General PDF

Uploaded by

Copyright:

Available Formats

PCS-931

Line Differential Relay

NR Electric Co., Ltd.

Health and Safety

Qualified personnel are individuals who:

 Are trained in emergency procedures (first aid).

Instructions and Warnings

PCS-931 Line Differential Relay i

ii PCS-931 Line Differential Relay

The earthing terminal of the equipment must be securely earthed

 Printed circuit board

Carefully handle the connection cable without applying excessive force.

Copyright © 2014 NR. All rights reserved.

We reserve the rights to make technical improvements without notice.

NR ELECTRIC CO., LTD. Tel: +86-25-87178888, Fax: +86-25-87178999

69 Suyuan Avenue. Jiangning, Nanjing 211102, China Website: www.nrelect.com, www.nari-relays.com

PCS-931 Line Differential Relay iii

All contents provided by this manual are summarized as below:

8 Human Machine Interface

14 Decommissioning and Disposal

15 Manual Version History

Typographic and Graphical Conventions

The following symbols are used in drawings:

PCS-931 Line Differential Relay v

---xxx is the symbol

Symbol Corresponding Relationship

vi PCS-931 Line Differential Relay

Figure 1.1-2 Functional diagram of PCS-931............................................................................ 1-2

PCS-931 Line Differential Relay 1-a

1-b PCS-931 Line Differential Relay

PCS-931 Optical fibre channel PCS-931

Communication channel via direct dedicated fibre or MUX

Figure 1.1-1 Typical application of PCS-931

PCS-931 Line Differential Relay 1-1

87 21D 21 67G 67P 50GVT 50PVT 50BF 49 46BC 32R 62PD FR

50DZ 50STB (Only for one and a half breakers arrangement)

Figure 1.1-2 Functional diagram of PCS-931

No. Function ANSI

1-2 PCS-931 Line Differential Relay

 Current differential protection (87)

 Deviation of Power Frequency Component (DPFC) current differential element

 Steady-state current differential element

 Neutral current differential element

 Three zones forward phase-to-ground distance elements (mho or quadrilateral

 One zone reverse phase-to-ground distance element (mho or quadrilateral characteristic)

 Three zones forward phase-to-phase distance elements (mho or quadrilateral

 One zone reverse phase-to-phase distance element (mho or quadrilateral characteristic)

 Load encroachment for mho and quadrilateral characteristic distance element

 Deviation of Power Frequency Component (DPFC) distance protection

 Four stages phase overcurrent protection, selectable time characteristic (definite-time or

 Breaker failure protection

 Optional instantaneously re-tripping

 One stage with two delay timers

 Thermal overload protection

 Stub overcurrent protection

 Dead zone protection

 Pole discrepancy protection

 Broken conductor protection

PCS-931 Line Differential Relay 1-3

 Reverse power protection

 Switch onto fault (SOTF)

 Via distance measurement elements

 Via dedicated earth fault element