You are on page 1of 83

MB100 IDTV

SERVICE MANUAL
Table of Contents
1. INTRODUCTION .......................................................................................................................................................... 2
2. TUNER ........................................................................................................................................................................... 2
A. SI2157 TerrestrIal and Cable TV Tuner ...................................................................................................................... 2
B. M88TS2022 Satellıte Tuner ........................................................................................................................................ 5
3. AUDIO AMPLIFIER STAGES...................................................................................................................................... 6
A. MAIN AMPLIFIER (TAS5719) ...................................................................................................................................... 6
B. HEAD-PHONE AMPLIFIER STAGE.............................................................................................................................. 10
C. SUBWOOFER AMPLIFIER STAGE .............................................................................................................................. 11
4. POWER STAGE ........................................................................................................................................................... 16
5. MICROCONTROLLER (MSTAR MSD95C0H)......................................................................................................... 30
6. VIDEO BACK-END PROCESSOR (MSTAR) ........................................................................................................... 37
7. 1Gb DDR3 SDRAM ..................................................................................................................................................... 41
8. 2Gb DDR3 SDRAM ..................................................................................................................................................... 42
9. 32Gbit (4G x 8 bit) NAND Flash Memory ................................................................................................................... 43
10. 16M-BIT [16M x 1] CMOS SERIAL FLASH EEPROM ............................................................................................ 45
11. Demodulator Stage ........................................................................................................................................................ 49
12. LNB supply and control IC ........................................................................................................................................... 53
13. Troubleshootıng ............................................................................................................................................................ 54
A. No Backlıght Problem .............................................................................................................................................. 54
D. CI Module Problem .................................................................................................................................................. 56
E. Stayıng ın Stand-by Mode ........................................................................................................................................ 58
F. IR Problem................................................................................................................................................................ 58
G. Keypad Touchpad Problems .................................................................................................................................... 59
H. USB Problems ........................................................................................................................................................... 59
İ. No Sound Problem ................................................................................................................................................... 60
J. Standby On/Off Problem ......................................................................................................................................... 61
K. No Sıgnal Problem .................................................................................................................................................... 61
14. General Block Dıagram ................................................................................................................................................ 63
15. PLACEMENT OF BLOCKS ........................................................................................................................................ 64

1
1. INTRODUCTION
17MB100 main board is driven by MStar SOC. This IC is a single chip iDTV solution that supports channel
decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and
CPU. This IC also supports 4K2K (UHD).

Key features includes,


 Combo Front-End Demodulator
 A multi standart A/V format decoder
 The MACEpro video processor
 Home theatre sound processor
 Internet and Variety of Connectivity Support
 Dual-stream decoder for 3D contents
 Mılti-purpose CPU for OS and multimedia
 Peripheral and power management

Supported peripherals are:


 1 RF input VHF I, VHF III, UHF
 1 Satellite input
 1 Side AV (CVBS, R/L_Audio)
 1 Side SCART socket(Common)
 1 YPbPr (Common)
 1 Side S-Video(Common)
 1 PC input(Common)
 4 HDMI input(Common)
 1 Common interface(Common)
 1 Optic S/PDIF output(Common)
 1 Stereo audio input for PC(Common)
 1 Subwoofer output(Common)
 1 Headphone(Common)
 2x USB3.0 and 1xUSB2.0(Common)
 1 Ethernet-RJ45 (Common)
 1 External Touchpad(Common)
 Internal Wi-Fi and BT

2. TUNER

A. SI2157 TERRESTRIAL AND CABLE TV TUNER


Description

The Si2157 is Silicon Labs' fifth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV
standards. Requiring no external balun, SAW filters, wirewound inductors or LNAs, the Si2157 offers the
lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option
for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2157 maintains very
high linearity and low noise to deliver superior picture quality and a higher number of received stations when
compared to other silicon tuners and discrete MOPLL-based tuners. The Si2157 also incorporates a harmonic-
rejection mixer to deliver excellent Wi-Fi and LTE immunity. For the best performance with next-generation
digital TV standards such as DVB-T2/C2, the Si2157 delivers industry-leading phase noise performance.

2
Features

 Worldwide hybrid TV tuner


o Analog TV: NTSC, PAL/SECAM
o Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
o 42-1002 MHz frequency range
 Industry-leading margin to A/74,
 NorDig, DTG, ARIB, EN55020,
 OpenCable™
 Lowest BOM for a hybrid TV tuner
o No balun at RF input
o Integrated tracking filters requiring no external inductors or SAW filters
o Increased ESD protection on 6 pins
 Best-in-class real-world reception
o Exceeds MOPLL-based tuners
o Lowest phase noise
o High Wi-Fi and LTE immunity
 Low power consumption
o 3.3 V and 1.8 V power supplies
o 3.3 V single-supply option
 Integrated power-on reset circuit
 Single or separate output pins for ALIF/DLIF connection to SoC
 Standard CMOS process
 4 x 4 mm, 28-pin QFN package
 RoHS compliant

Figure: Si2157 Pin description

3
Table: Pin Functions

4
B. M88TS2022 SATELLITE TUNER

Pin Assigment

5
Absolute Maximum Ratings

Recommended Operating Conditions

3. AUDIO AMPLIFIER STAGES

A. MAIN AMPLIFIER (TAS5719)

General Description

The TAS5717/TAS5719 is a 10-W/15-W, efficient,digital audio-power amplifier for driving stereo bridge-
tied speakers. One serial data input allows processing of up to two discrete audio channels and seamless
integration to most digital audio processors and MPEG decoders. The device accepts a wide of input data and
data rates. A fully programmable data path routes these channels to the internal speaker drivers.
The TAS5717/9 is a slave-only device receiving all clocks from external sources. The TAS5717/TAS5719
operates with a PWM carrier between a 384-kHz switching rate and a 352-KHz switching rate, depending on
the input sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise floor and
excellent dynamic range from 20 Hz to 20 kHz.

6
Features

• Audio Input/Output
o TAS5717 Supports 2×10 W and TAS5719 Supports 2×15 W Output
o Wide PVDD Range, From 4.5 V to 26 V
o Efficient Class-D Operation Eliminates Need for Heatsinks
o Requires Only 3.3 V and PVDD
o One Serial Audio Input (Two Audio Channels)
o I2C Address Selection via PIN (Chip Select)
o Supports 8-kHz to 48-kHz Sample Rate (LJ/RJ/I2S)
o External Headphone-Amplifier Shutdown Signal
o Integrated CAP-Free Headphone Amplifier
o Stereo Headphone (Stereo 2-V RMS Line Driver) Outputs
• Audio/PWM Processing
o Independent Channel Volume Controls With 24-dB to Mute
o Programmable Two-Band Dynamic Range Control
o 14 Programmable Biquads for Speaker EQ
o Programmable Coefficients for DRC Filters
o DC Blocking Filters
o 0.125-dB Fine Volume Support
• General Features
o Serial Control Interface Operational Without MCLK
o Factory-Trimmed Internal Oscillator for Automatic Rate Detection
o Surface Mount, 48-Pin, 7-mm × 7-mm HTQFP Package
o AD, BD, and Ternary PWM-Mode Support
o Thermal and Short-Circuit Protection
• Benefits
o EQ: Speaker Equalization Improves Audio Performance
o DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker Protection,
Easy Listening, Night-Mode Listening
o DirectPath Technology: Eliminates Bulky DC Blocking Capacitors
o Stereo Headphone/Stereo Line Drivers: Adjust Gain via External Resistors, Dedicated Active
Headpone Mute Pin, High Signal-to-Noise Ratio
o Two-Band DRC: Set Two Different Thresholds for Low- and High-Frequency Content

7
Pin descriptions and functions:

Figure: TAS5719 Pin descriptions

8
Table: TAS5719 Pin Functions

9
Table: Recommended Operating Conditions

B. HEAD-PHONE AMPLIFIER STAGE

Head-phone is a SoC (single on chip) configuration in mainboard, Design scheme is shown in figure 3.

Figure: Head-phone

10
C. SUBWOOFER AMPLIFIER STAGE

PREAMPLIFIER (DRV632)

Description

The DRV632 is a 2-VRMS pop-free stereo line driver designed to allow the removal of the output dc-
blocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics
where size and cost are critical design parameters.
Designed using TI’s patented DirectPath™ technology, The DRV632 is capable of driving 2 VRMS into a
10-kΩ load with 3.3-V supply voltage. The device has differential inputs and uses external gain-setting resistors
to support a gain range of ±1 V/V to ±10 V/V, and gain can be configured individually for each channel. Line
outputs have ±8-kV IEC ESD protection, requiring just a simple resistor-capacitor ESD protection circuit. The
DRV632 has built-in active-mute control for pop-free audio on/off control. The DRV632 has an external
undervoltage detector that mutes the output when the power supply is removed, ensuring a pop-free shutdown.
Using the DRV632 in audio products can reduce component count considerably compared to traditional
methods of generating a 2-VRMS output. The DRV632 does not require a power supply greater than 3.3 V to
generate its 5.6-Vpp output, nor does it require a split-rail power supply. The DRV632 integrates its own charge
pump to generate a negative supply rail that provides a clean, pop-free ground-biased 2-VRMS output.
The DRV632 is available in a 14-pin TSSOP.

Features

 Stereo DirectPath™ Audio Line Driver


o 2 Vrms Into 10 kΩ With 3.3-V Supply
 Low THD+N < 0.01% at 2 Vrms Into 10 kΩ
 High SNR, >90 dB
 600-Ω Output Load Compliant
 Differential Input and Single-Ended Output
 Adjustable Gain by External Gain-Setting Resistors
 Low DC Offset, <1 mV
 Ground-Referenced Outputs Eliminate DC-Blocking Capacitors
o Reduce Board Area
o Reduce Component Cost
o Improve THD+N Performance
o No Degradation of Low-Frequency Response Due to Output Capacitors
 Short-Circuit Protection
 Click- and Pop-Reduction Circuitry
 External Undervoltage Mute
 Active Mute Control for Pop-Free Audio On/Off Control
 Space-Saving TSSOP Package

11
Figure: PW package

Table: Pin functions

Table: Recommended operating conditions

SUB WOOFER MAIN AMPLIFIER (TAS5727)

Description

The TAS5727 is a 25-W, efficient, digital-audio power amplifier for driving stereo bridge-tied
speakers.One serial data input allows processing of up to two discrete audio processors and MPEG decoders.
The device accepts a wide range of input data and data rates. A fully programmable data path routes these
channels to the internal speaker drivers.

The TAS5727 is a slave-only device receiving all clocks from external sources. The TAS5727 operates
with a PWM carrier between a 384-kHz switching rate amd a 288-kHz switching rate, depending on the input
sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise flor and excellent
dynamic range from 20 Hz to 20 Khz.

12
Features

 Audio Input/Output
o 25 W Into an 8-Ω Load From a 20-V Supply
o Wide PVDD Range, From 8V to 26V
o Supports BTL Configuration with 4- Ω Load
o Efficient Class-D Operation Elminates Need for Heatsinks
o One serial Audio Input (Two Audio Channels)
o I2C Address Selection Pin (Chip Select)
o Single Output Filter PBTL Support
o Supports 441-kHz to 48-kHz Sample Rate (LJ/RJ/I2S)
 Audio/PWM Processing
o Indepent Channel Volume Control With Gain of 24 dB to Mute With 0.125-dB
Resolution Steps
o Programmable Two-Band Dynamic-Range Control
o 18 Programmable Biquads for Speaker EQ and Other Audio-Processing Features
o Programmable Coefficients for DRC Filters
o DC Blocking Filters
 General Features
o I2C Serial Control Interface Operational Without MCLK
o Requires Only 3.3 V and PVDD
o No External Oscillator: Internal Oscillator for Automatic Rate Detection
o Surface-Mount, 48-Pin HTQFP Package
o Thermal and Short-Circuit Protection
o 106-dB SNR, A-Weighted
o AD,BD, and Ternary Modulation
o Up to 90% Efficient
o PWM Level Meter to Measure the Digital Power Profile
 Benefits
o EQ: Speaker Equalization Improves Audio Performance
o Two-Band DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker
Protection, Easy Listening, Night-Mode Listening
o Autodetect: Automatically Detects Sample-Rate Changes. No need for External Microprocessor
Intervention
 Applications:
o LCD TV, LED TV, Soundbar

13
Table: Electrical Characteristics

Figure: PHP Package (Top View)


14
Table: Pin Functions

15
4. POWER STAGE

Figure: Power socket and options

Power socket is used for taking voltages which are 12V, 5V and 24V(VDD_Audio). These voltages are
produced in power board. Also socket is used for giving dimming, backlight and standby signals with power
board. It is shown in figure 7.

Figure: General illustration of voltage stages on main board


16
24V(VDD_Audio) goes directly to the audio side, through power socket other incoming voltages from
power card are converted several voltages, shown in figure 8.

List of the components are:

 TPS54528
 TPS54328
 TPS54821
 TPS51363
 APL5910
 LM1117

TPS54528

General Description

The TPS54528 is an adaptive on-time D-CAP2 mode synchronous buck converter.The TPS54528 enables
system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low
component count, low standby current solution. The main control loop for the TPS54528 uses the D-CAP2
mode control that provides a fast transient response with no external compensation components. The adaptive
on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode
operation at light loads. Eco-mode allows the TSP54528 to maintain high efficiency during lighter load
conditions. The TPS54528 also has a proprietary circuit that enables the device to adopt to both low equivalent
series resistance (ESR)output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.
The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V
and 6 V. The device also features an adjustable soft start time. The TPS54528 is available in the 8-pin DDA
package, and designed to operate from -40 C to 85 C.

Features

 D-CAP2 Mode Enables Fast Transient Response


 Low Output ripple and Allows Ceramic Output Capacitor
 Wide VIN Input Voltage Range: 4.5 V to 18 V
 Output Voltage Range: 0.76 V to 6 V
 Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 65 mOhm (High Side)
and 36 mOhm (Low Side)
 High Efficiency, less than 10 mikroAmper at shutdown
 High Initial Bandgap Reference Accuracy
 Adjustable Soft Start
 Pre-Biased Soft Start
 650-kHz Switching Frequency (fSW)
 Cycle By Cycle Over Current Limit
 Auto-Skip Eco-mode for High Efficiency at Light Load

Applications

 Wide Range of Applications for Low Voltage System


 Digital TV Power Supply
 High Definition Blu-ray Disc Players
17
 Networking Home Terminal
 Digital Set Top Box(STB)

Table: Recommended operating conditions

Figure: Pin Description

Table: Pin functions

TPS54328

General Description

The TPS54328 is an adaptive on-time D-CAP2 mode synchronous buck converter.The TPS54328 enables
system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low
component count, low standby current solution. The main control loop for the TPS54328 uses the D-CAP2
mode control that provides a fast transient response with no external compensation components. The adaptive
on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode
operation at light loads. Eco-mode allows the TSP54328 to maintain high efficiency during lighter load
conditions. The TPS54328 also has a proprietary circuit that enables the device to adopt to both low equivalent
18
series resistance (ESR)output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.
The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V
and 7 V. The device also features an adjustable soft start time. The TPS54328 is available in the 8-pin DDA and
10-pin DRC packages, and is designed to operate over the ambient temperature range of -40C to 85C.

Features

 D-CAP2 Mode Enables Fast Transient Response


 Low Output ripple and Allows Ceramic Output Capacitor
 Wide VIN Input Voltage Range: 4.5 V to 18 V
 Output Voltage Range: 0.76 V to 7 V
 Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 100 mOhm (High
Side) and 70 mOhm (Low Side)
 High Efficiency, less than 10 mikroAmper at shutdown
 High Initial Bandgap Reference Accuracy
 Adjustable Soft Start
 Pre-Biased Soft Start
 700-kHz Switching Frequency (fSW)
 Cycle By Cycle Over Current Limit
 Auto-Skip Eco-mode for High Efficiency at Light Load

Applications
 Wide Range of Applications for Low Voltage System
 Digital TV Power Supply
 High Definition Blu-ray Disc Players
 Networking Home Terminal
 Digital Set Top Box(STB)

Table: Recommended operating conditions

Figure: Pin Description


19
Table: Pin functions

Table: Pin description

TPS51363
General Description

The TPS51363 is a high-voltage input, synchronous converter with integrated FET, based on D-CAP2™
control topology, which enables fast transient response and supports both POSCAP and all MLCC output
capacitors. TI proprietary FET technology combined with TI leading-edge package technology provides the
highest density solution for single-output power rail such as VCCIO and VDDQ for DDR notebook memory, or
any point-of-load (POL) in wide application. The feature set includes switching frequency of 400 kHz and 800
kHz. Programmable soft-start time with an external capacitor. auto skip, pre-bias startup, integrated bootstrap
switch, power good, enable and a full suite of fault protection schemes, including OCL, UVP, OVP, 5-V UVLO
and thermal shutdown. It is packaged in 3.5 mm × 4.5 mm, 0.4-mm pitch, 28-pin QFN (RVE), and specified
from -10°C to 85°C.

20
Features

 Input Voltage Range: 3 V to 22 V


 Output Voltage Range: 0.6 V to 2 V
 8-A or 10-A Integrated FET Converter
 Fewest External Components
 Soft-Start Time Programmable by External Capacitor
 Switching Frequency: 400 kHz and 800 kHz
 D-CAP2™ Architecture to Enable POSCAP and All MLCC Output Capacitor Usage
 Integrated and Temperature Compensated Low-Side On-Resistance Sensing for Accurate OCL
Protection
 Powergood Output OCL, OVP, UVP and UVLO Protections
 Thermal Shutdown (non-latch)
 Output Discharge Function Table 1. Current Ratings
 Integrated Boost MOSFET Switch
 28-Pin, 3.5-mm × 4.5-mm, RVE, QFN Package with 0.4-mm Pitch and 1-mm Height

Applications

• Notebook Computers (VCCIO)


• Memory Rails (DDR VDDQ)

Table: Recommended operating conditions

21
Figure: Pin Description

Table: Pin functions

22
TPS54821
General Description

The TPS54821 in thermally enhanced 3.5 mm x 3.5 mm QFN package is a full featured 17 V, 8 A
synchronous step down converter which is optimized for small designs through high efficiency and integrating
the high-side and low-side MOSFETs. Further space savings are achieved through current mode control, which
reduces component count, and by selecting a high switching frequency, reducing the inductor's footprint. The
output voltage startup ramp is controlled by the SS/TR pin which allows operation as either a stand alone power
supply or in tracking situations. Power sequencing is also possible by correctly configuring the enable and the
open drain power good pins. Cycle by cycle current limiting on the high-side FET protects the device in
overload situations and is enhanced by a low-side sourcing current limit which prevents current runaway. There
is also a low-side sinking current limit which turns off the low-side MOSFET to prevent excessive reverse
current. Hiccup protection will be triggered if the overcurrent condition has persisted for longer than the preset
time. Thermal hiccup protection disables the device when the die temperature exceeds the thermal shutdown
temperature and enables the part again after the built-in thermal shutdown hiccup time.

Features

 Integrated 26 mΩ / 19 mΩ MOSFETs
 Split Power Rail: 1.6 V to 17 V on PVIN
 200 kHz to 1.6 MHz Switching Frequency
 Synchronizes to External Clock
 0.6V ±1% Voltage Reference Over Temperature
 Low 2 μA Shutdown Quiescent Current
 Monotonic Start-Up into Pre-biased Outputs
 –40°C to 125°C Operating Junction Temperature Range
 Adjustable Input Undervoltage Lockout
 Adjustable Slow Start/Power Sequencing
 Power Good Output Monitor for Undervoltage and Overvoltage
 Adjustable Input Undervoltage Lockout
Applications

 Digital TV Power Supplies


 Set Top Boxes
 Blu-ray DVDs
 Home Terminals

23
Table: Recommended operating conditions

Figure: Pin Description

24
Table: Pin functions

MP2234
General Description

The MP2234 is a high frequency synchronous rectified step-down switch mode converter with built in
internal power MOSFETs. It offers a very compact solution to achieve 3A continuous output current over a
wide input supply range with excellent load and line regulation. The MP2234 has synchronous mode operation
for higher efficiency over output current load range. Current mode operation provides fast transient response
and eases loop stabilization. Full protection features include OCP and thermal shut down. The MP2234 requires
a minimum number of readily available standard external components and is available in a space saving 8-pin
TSOT23 package.

Features

 Wide 4.5V to 16V Operating Input Range


 2A Load Current
 100mΩ/40mΩ Low Rds(on) Internal Power MOSFETs
 High Efficiency Synchronous Mode Operation
 Fixed 800kHz Switching Frequency
 Frequency Sync from 300kHz to 2MHz External Clock
 Power Save Mode at Light Load
 External Soft Start
 OCP Protection and Hiccup
25
 Thermal Shutdown
 Output Adjustable from 0.8V
 Available in an 8-pin TSOT-23 package

Figure: Pin description

Table: Pin functions

26
APL5910

General Description

The APL5910 is a 1A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control
voltage (VCNTL) for the control circuitry, the other is a main supply voltage (VIN) for power conversion, to
reduce power dissipation and provide extremely low dropout voltage. The APL5910 integrates many functions.
A Power-On- Reset (POR) circuit monitors both supply voltages on VCNTL and VIN pins to prevent erroneous
operations. The functions of thermal shutdown and current-limit protect the device against thermal and current
over-loads. A POK indicates that the output voltage status with a delay time set internally. It can control other
converter for power sequence. The APL5910 can be enabled by other power systems. Pulling and holding the
EN voltage below 0.4V shuts off the output.
The APL5910 is available in a SOP-8P package which features small size as SOP-8 and an Exposed Pad to
reduce the junction-to-case resistance to extend power range of applications.

Features

 Ultra Low Dropout


o 0.12V (Typical) at 1AOutput Current
 0.8V Reference Voltage
 High Output Accuracy
o ±1.5%over Line, Load, and Temperature Range
 Fast Transient Response
 Adjustable Output Voltage
 Power-On-Reset Monitoring on Both VCNTL and VIN Pins
 Internal Soft-Start
 Current-Limit and ShortCurrent-Limit Protections
 Thermal Shutdown with Hysteresis
 Open-Drain VOUT Voltage Indicator (POK)
 Low Shutdown Quiescent Current (< 30mA )
 Shutdown/Enable Control Function
 Simple SOP-8P Package with Exposed Pad
 Lead Free and Green Devices Available (RoHS Compliant)

Applications

 Motherboards, VGA Cards


 Notebook PCs
 Add-in Cards

Figure: Pin configuration

27
Table: Recommended operating conditions

Table: Pin description

LM1117
General Description
The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current.
It has the same pin-out as National Semiconductor’s industry standard LM317.
The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V
with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V,
and 5V.
The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap
reference to assure output voltage accuracy to within ±1%.
The LM1117 series is available in LLP, TO-263, SOT-223, TO-220, and TO-252 D-PAK packages. A
minimum of 10µF tantalum capacitor is required at the output to improve the transient response and stability.

Features

 Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions


 Space Saving SOT-223 and LLP Packages
28
 Current Limiting and Thermal Protection
 Output Current 800mA
 Line Regulation 0.2% (Max)
 Load Regulation 0.4% (Max)
 Temperature Range:
o LM1117 0˚C to 125˚C
o LM1117I −40˚C to 125˚C

Applications

 2.85V Model for SCSI-2 Active Termination


 Post Regulator for Switching DC/DC Converter
 High Efficiency Linear Regulators
 Battery Charger
 Battery Powered Instrumentation

29
5. MICROCONTROLLER (MSTAR MSD95C0H)

General Description

30
Features

31
32
33
34
35
Table: Recommended operating conditions

36
6. VIDEO BACK-END PROCESSOR (MSTAR)

MST7410DY

General Description

37
Table: Recommended operating conditions

Features

38
39
Block Diagram

Figure: Block diagram


40
7. 1GB DDR3 SDRAM

HYNIX H5TQ1G63DFR

Description

The H5TQ1G63DFR-xxx series are a 1,073,741,824-bit CMOS Double Data Rate III (DDR3) Synchronous
DRAM, ideally suited for the main memory applications which requires large memory density and high
bandwidth. Hynix 1Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and
falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK
(falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling
edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Features

 DQ Power & Power supply : VDD & VDDQ = 1.5V +/- 0.075V
 DQ Ground supply : VSSQ = Ground
 Fully differential clock inputs (CK, CK) operation
 Differential Data Strobe (DQS, DQS)
 On chip DLL align DQ, DQS and DQS transition with CK transition
 DM masks write data-in at the both rising and falling edges of the data strobe
 All addresses and control inputs except data, data strobes and data masks latched on the rising edges of
the clock
 Programmable CAS latency 6, 7, 8, 9, 10, 11, 12, 13 and 14 supported
 Programmable additive latency 0, CL-1, and CL-2 supported
 Programmable CAS Write latency (CWL) = 5, 6, 7, 8, 9, 10
 Programmable burst length 4/8 with both nibble sequential and interleave mode
 Programmable PASR(Partial Array Self-Refresh) for Digital consumer Applications.
 Programmable BL=4 supported (tCCD=2CLK) for Digi-tal consumer Applications.
 Programmable ZQ calibration supported
 BL switch on the fly
 8banks
 8K refresh cycles/64ms
 JEDEC standard 96ball FBGA(x16)
 Driver strength selected by EMRS
 Dynamic On Die Termination supported
 Asynchronous RESET pin supported
 Auto Self Refresh supported
 Write Levelization supported
 On Die Thermal Sensor supported
 8 bit pre-fetch

41
Table: Recommended operating conditions

8. 2GB DDR3 SDRAM

HYNİX H5TQ2G63DFR

Description

The H5TQ2G63DFR is a 2,147,483,648-bit CMOS Double Data Rate III (DDR3) Synchronos DRAM,
ideally suited fort he main memory applications which requires large memory density and high bandwidth. SK
Hynix 2Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of
the clock. While all addresses and control input are latched on the rising edges of the CK (falling edges of the
CK), Data, Data stobes and Write data masks inputs are sampled on both rising and falling edges of it. The data
paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Features

 VDD & VDDQ = 1.5V +/- 0.075V


 Fully differential clock inputs (CK, CK) operation
 Differential Data Strobe (DQS, DQS)
 On chip DLL align DQ, DQS and DQS transition with CK transition
 DM masks write data-in at the both rising and falling edges of the data strobe
 All addresses and control inputs except data, data strobes and data masks latched on the rising edges of
the clock
 Programmable CAS latency 5,6, 7, 8, 9, 10, 11, 12, 13 and 14 supported
 Programmable additive latency 0, CL-1, and CL-2 supported
 Programmable CAS Write latency (CWL) = 5, 6, 7, 8
 Programmable burst length 4/8 with both nibble sequential and interleave mode
 BL switch on the fly
 8banks
 Average Refresh Cycle (Tcase 0C – 95C)
o 7.8 uS at 0C - 85C
o 3.9 uS at 85C – 95C
Commercial Temperature(0C – 85C)
Industrial Temperature(-40C- 95C)
 Auto Self Refresh supported
 JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16)
 Driver strength selected by EMRS
 Dynamic On Die Termination supported
 Asynchronous RESET pin supported
 ZQ calibration supported
42
 TDQS (Terminal Data Stobe) supported (x8 only)
 Write Levelization supported
 8 bit pre-fetch

Table: Absolute Maximum DC Ratings

Table: Recommended operating conditions

9. 32GBİT (4G X 8 BİT) NAND FLASH MEMORY

HYNIX H26M31001HPR

Key Features

 eMMC4.5 compatible
(Backward compatible to eMMC4.41)
 Bus mode
o Data bus width : 1 bit(default), 4 bits, 8 bits
o Data transfer rate: up to 200MB/s (HS200)
o MMC I/F Clock frequency : 0~200MHz
o MMC I/F Boot frequency : 0~52MHz
• Operating voltage range
o Vcc (NAND) : 2.7 - 3.6V
o Vccq (Controller) : 1.7 - 1.95V / 2.7 - 3.6V
• Temperature
o Operation (-25°C ~ +85°C)
o Storage without operation (-40°C ~ +85°C)
• Others
o This product is compliance with the RoHS directive
• Supported features
o HS200
o HPI, BKOPS
o Packed CMD, Cache, Data tag, Context ID
o Partitioning, RPMB
o Discard, Trim, Erase, Sanitize, Secure TRIM,
o Write protect, Lock / Unlock
o PON, Sleep / Awake
o Reliable write
o Boot feature, Boot partition
o HW / SW Reset
43
o Health(Smart) report

Description

SK hynix e-NAND consists of NAND flash and MMC controller.e-NAND has the built-in intelligent
controller which manages interface protocols, wear leveling, bad block management, garbage collection, and
ECC. e-NAND protects the data contents from the host sudden power off failure.e-NAND is compatible with
JEDEC standard eMMC4.5 specification.

44
10. 16M-BIT [16M X 1] CMOS SERIAL FLASH EEPROM

MX25L1602 MSTAR SPI FLASH

Key Features

■ HIGH DENSITY NAND FLASH MEMORIES

General
 16,777,216 x 1 bit structure
 256 Equal Sectors with 8K-byte each
o Any sector can be erased
 4096 Equal Segments with 512-byte each
o Provides sequential output within any segment
 Single Power Supply Operation
o 3.0 to 3.6 volt for read, erase, and program operations
 Latch-up protected to 100mA from -1V to Vcc +1V
 Low Vcc write inhibit is equal to or less than 2.5V

Performance
 High Performance
o Fast access time: 20MHz serial clock (50pF + 1TTL Load)
o Fast program time: 5ms/page (typical, 128-byte per page)
o Fast erase time: 300ms/sector (typical, 8K-byte per sector)
 Low Power Consumption
o Low active read current: 10mA (typical) at 17MHz
o Low active programming current: 10mA (typical)
o Low active erase current: 10mA (typical)
o Low standby current: 30uA (typical, CMOS)
 Minimum 100,000 erase/program cycle

Software Features
 Input Data Format
o 1-byte Command code, 3-byte address, 1-byte byte address
 512-byte Sequential Read Operation
 Built in 9-bit (A0 to A8) pre-settable address counter to support the 512-byte sequential read operation
 Auto Erase and Auto Program Algorithm
o Automatically erases and verifies data at selected sector
o Automatically programs and verifies data at selected page by an internal algroithm that automatically
times the program pulse widths (Any page to be programed should have page in the erased state first)
 Status Register Feature
o Provides detection of program and erase operation completion.
o Provides auto erase/ program error report

Hardware Features
 SCLK Input
o Serial clock input

45
 SI Input
o Serial Data Input
 SO Output
o Serial Data Output
 PACKAGE
o 28-pin SOP (330mil)

General Description

The MX25L1602 is a CMOS 16,777,216 bit serial Flash EEPROM, which is configured as 2,097,152 x 8
internally. The MX25L1602 features a serial peripheral interface and software protocol allowing operation on a
simple 3- wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data
output (SO). SPI access to the device is enabled by CS input.
The MX25L1602 provide sequential read operation on whole chip. The sequential read operation is executed
on a segment (512 byte) basis. User may start to read from any byte of the segment. While the end of the
segment is reached, the device will wrap around to the beginning of the segment and continuously outputs data
until CS goes high.
After program/erase command is issued, auto program/ erase algorithms which program/erase and verify the
specified page locations will be executed. Program command is executed on a page (128 bytes) basis, and erase
command is executed on both chip and sector (8K bytes) basis.
To provide user with ease of interface, a status register is included to indicate the status of the chip. The
status read command can be issued to detect completion and error flag status of a program or erase operation.
When the device is not in operation and CS is high, it is put in standby mode and draws less than 30uA DC
current.
The MX25L1602 utilizes MXIC's proprietary memory cell which reliably stores memory contents even after
100,000 program and erase cycles.

Figure: Pin configuration

46
Table: Pin description

M25Q32FV SPI FLASH

Key Features

 New Family of SpiFlash Memories


o W25Q32FV: 32M-bit/ 4M-byte
o Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
o Dual SPI:CLK, /CS, IO0, IO1, /WP, /Hold
o Quad SPI: CLK, /CS, IO0, IO1, IO2, IO3
o QPI: CLK, /CS, IO0, IO1, IO2, IO3
o Software & Hardware Reset
 Highest Performance Serial Flash
o 104MHz Single, Dual/Quad SPI clocks
o 208/416Mhz equivalent Dual/Quad SPI
o 50 MB/S continuous data transfer rate
o More than 100,000 erase/program cycles
o More than 20-year retention
 Efficient “Continuous Read” and QPI Mode
o Continuous Read with 8/16/32/64-Byte Wrap
o As few as 8 clocks to address memory
o Quad Peripheral Interface (QPI) reduces instruction overhead
o Allows true XIP (execute in place) operation
o Outperforms X16 Parallel Flash
 Low Power, Wide Temperature Range
o Single 2.7 to 3.6V supply
o 4mA active current, <1uA Power-down(typ.)
o -40C to +85C operating range
 Flexible Architecture with 4KB sectors
o Uniform Sector/Block Erase (4K/32K/64K-Byte)
o Program 1 to 256 byte per programmable page
47
o Erase/Program Suspend&Resume
 Advanced Security Features
o Software and Hardware Write-Protect
o Power Supply Lock-Down and OTP protection
o Top/Bottom, Complement array protection
o Individual Block/Sector array protection
o 64-Bit Unique ID for each device
o Discoverable Parameters (SFDP) Register
o 3x256-Bytes Security Registers with OTP locks
o Volatile & Non-volatile Status Register Bits
 Space Efficient Packaging
o 8-pin SOIC 208-mil / VSOP 208-mil
o 8-pad WSON 6x5-mm / 8x6-mm
o 16-pin SOIC 300-mil (additional / RESET pin)
o 8-pin PDIP 300-mil
o 24-ball TFBGA 8x6-mm (6x4/5x5 ball array)
o Contact Winbond for KGB and other options

General Description

This W25Q32FV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space,
pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices.
They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing
voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as
low as 4mA active and 1uA for power-down. All devices are offered in space-saving packages.
The W25Q32FV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can
be programmed at a time.Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block
erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32FV has 1,024 erasable
sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications
that require data and parameter storage.
The W25Q32FV support the standart Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-
clocks instruction cycle Quad Peripharel Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1
(D0), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing
equivalent clock rates of 208MHz (104MHz x 2) for Duad I/O and 416Mhz (104MHz x 4) for Quad I/O when
using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standart
Asynchronous 8 an 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory
Access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP(execute in
place) operation.
A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide
further control flexibility. Additionally, the device supports JEDEC standart manufacturer and device ID and
SFDP Register, a 64-bit Unique Serial Number and three 256-bytes Security Registers.

Figure: Pin configuration

48
Table: Pin description

11. DEMODULATOR STAGE

MSB1240 DVB-T2

Key Features

49
General Description

50
Block Diagram

51
Pinning

Absolute Maximum Ratings

52
Recommended Operating Conditions

12. LNB SUPPLY AND CONTROL IC

LNBH29

General Description

LNBH29 IC is intended for analog and digital Satellite receivers/Sat-TV, Sat-PC


cards, the LNBH29 series is a monolithic voltage regulator and interface IC, assembled in QFN3x3-16L and
QFN4x4-16L, specifically designed to provide the 13/18V power supply and the 22KHz tone signaling to the
LNB down-converter in the antenna dish or to the multi-switch box. In this application field, it offers a
complete solution with extremely low component count, low power dissipation together with simple design and
I2C standard interfacing.

Key Features

 COMPLETE INTERFACE BETWEEN LNB AND I2C BUS


 BUILT-IN DC/DC CONVERTER FOR SINGLE 12V SUPPLY OPERATION AND HIGH
 EFFICIENCY (TYP. 93% @ 0.5A)
 SELECTABLE OUTPUT CURRENT LIMIT BY EXTERNAL RESISTOR
 COMPLIANT WITH MAIN SATELLITE RECEIVERS OUTPUT VOLTAGE
 SPECIFICATION
 ACCURATE BUILT-IN 22 kHz TONE GENERATOR SUITS WIDELY ACCEPTED
 STANDARDS
 22 KHz TONE WAVEFORM INTEGRITY GUARANTED ALSO AT NO LOAD
 CONDITION
 LOW-DROP POST REGULATOR AND HIGH EFFICIENCY STEP-UP PWM WITH
 INTEGRATED POWER N-MOS ALLOW LOW POWER LOSSES.
 OVERLOAD AND OVER-TEMPERATURE INTERNAL PROTECTIONS WITH I2C
 DIAGNOSTIC BITS
 LNB SHORT CIRCUIT DYNAMIC PROTECTION
 +/- 4KV E.S.D. TOLERANT ON OUTPUT POWER PINS

Applications

 LNB Power Supply and Control for Satellite Set Top Boxes

a) Package Reference

53
13. TROUBLESHOOTING

A. NO BACKLIGHT PROBLEM

Problem: If TV is working, led is normal and there is no picture and backlight on the panel.

Possible couses: Backlight pin, dimming pin, backlight supply, stby on/off pin

BACKLIGHT_ON/OFF pin should be high when the backlight is ON. R23 must be low when the
backlight is OFF. If it is a problem, please check Q35 and the panel cables. Also it can be tested in TP310 in
main board.

54
Dimming pin should be high or square wave in open position. If it is low, please check S268 for Mstar
side and panel or power cables, connectors.

Backlight power supply should be in panel specs. Please check Q34, shown below; also it can be
checked TP149.

55
STBY_ON/OFF_NOT should be low for tv on condition, please check Q39’s collector.

D. CI MODULE PROBLEM

Problem: CI is not working when CI module inserted.

Possible couses: Supply, suply control pin, detect pins, mechanical positions of pins.

 CI supply should be 5V when CI module inserted. If it is not 5V please check CI_PWR_CTRL, this pin
should be low.

56
 Please check mechanical position of CI module. Is it inserted properly or not?

 Detect ports should be low. If it is not low please check CI connector pins, CI module pins.

57
E. STAYING IN STAND-BY MODE

Problem: Staying in stand-by mode, no other operation

This problem indicates a short on Vcc voltages. Protect pin should be logic high while normal operation. When
there is a short circuit protect pin will be logic low. If you detect logic low on protect pin, unplug the TV set
and control voltage points with a multimeter to find the shorted voltage to ground.

F. IR PROBLEM

Problem: LED or IR not working

Check LED card supply on MB100 chasis.

58
G. KEYPAD TOUCHPAD PROBLEMS

Problem: Keypad or Touchpad is not working

Check keypad supply on MB100.

H. USB PROBLEMS

Problem: USB is not working or no USB Detection.

Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.

59
For USB 3.0 ports:

For USB 2.0 port:

İ. NO SOUND PROBLEM

Problem: No audio at main TV speaker outputs.

Check supply voltages of 24V VDD_AUDIO, 3.3V AUDIO_AVDD and AUDIO_DVDD with a voltage-
meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is
connected, speakers are automatically muted). Measure voltage at HP_DETECT pin, it should be 3.3v.

60
J. STANDBY ON/OFF PROBLEM

Problem: Device can not boot, TV hangs in standby mode.

There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a
problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via
Teraterm. These printouts may give a clue about the problem. You can use mini scart for terraterm connection.

K. NO SIGNAL PROBLEM

Problem: No signal in TV mode.

Check tuner supply voltage; 5V_VCC, 3V3_TUNER and 1V8_TUNER. Check tuner options are correctly set
in Service menu. Check AGC voltage at IF_AGC pin of tuner.

61
62
14. GENERAL BLOCK DIAGRAM
Shutter (Active) Polarizer (Passive)
Glasses Glasses 2x8W or 2x10W

5V_VCC 5V_VCC 5V_VCC

Small SubW Out


(64Mx16bit or
128Mx16bit) TPS2553 TPS2553 TPS2553
(1600 MT/s) Subwoofer Bathroom USB Power USB Power USB Power

3840x2160

1920x1080
@120Hz

@120Hz
Amp. Supply Switch Supply Switch Supply Switch
TAS5727 (USB1) (USB2) (USB3)
1V5_VCC 1V5_VCC 1V5_VCC 1V5_VCC SC AUDIO_OUT TAS5719 Audio Amp
Audio Amp (8/
DDR3 10W) & 2Vrms AZ099-4S AZ099-4S AZ099-4S
12V_VCC or Amp ESD ESD ESD
SUBW.

HP / LINEOUT
DDR3 DDR3 DDR3 DDR3 24V_VCC Protection Protection Protection
Pre Amp.
RAM RAM RAM RAM
16 Lane VbyONE Out NAND Flash DAC

I2S AUD_OUT
DSP_SUB_OUT
(128Mx8bit / 3V3_VCC
256Mx8bit)

SC_L/R_OUT

SPDIF OUT
3V3_VCC SPI

3D_SYNC_O
2V5_VCC (16Mbit)
1V5_VCC RJ12
1V5_VCC 3V3_STBY
1V_VCC

1920x1080@60Hz
25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 INTERNAL
A WOWL_DET BLUETOOTH
WI-FI

DDR3
LINE Hotel I2S

RAM
SPDIF SPI (SG,HP,SPK,AIR
RAM INTERFACE POWER GPIO I/O ETHERNET
FLASH
INTERFACE MOUSE)
OUT TV I/O
Dimming

3840x2160@60Hz

DDR3
C

RAM
3x D
USB 2.0
E USB3 2.0
Dimming 1V5_VCC
Dimming(MFC)
Circuitry F

MFC 9 2x
USB 3.0 G
USB2 3.0

USB1 3.0
Dimming_Main

UHD 100Hz I2C I2C


IRIN
H

J IR_IN LED 5V_STBY

HW K
RESET
Reset 3V3_STBY
CIRCUIT
Block L

LVDS / VbyONE
LVDS
SOC
POWER INPUT

1.15V 1920x1080p@60Hz M CEC

OUTPUT
LVDS

HDMI 4
1.5V - N TMDS_4
VByONE I2C_4
3.3V
VbyOne
4k2k@60Hz
G6 P
600 MHz
4k2k @60Hz

HDMI 3
R

HDMI INTERFACE
TMDS_3
XIN/XOUT

T I2C_3 444 -> 8bit


422 -> 12bit
U

HDMI 2
XTAL 24Mhz
TMDS_2
V I2C_2
SPI RAM INTERFACE W
FLASH
I2C_1

HDMI 1
Y ?

MHL
WOWL_DET TMDS_1 MHL Power control

GPIO
AA ARC
SC_Pin8
HP_DETECT AB
XIN/ XTAL
PROTECT AC
XOUT (24 Mhz)
KEYBOARD
SPI DDR3 DDR3 DDR3 DDR3 AD
FLASH RAM RAM RAM RAM Dimming_Main
NAND TS0 TS1 TS2 TS3 TS4 HP ANALOG AUDIO/VIDEO

SAV/VGA/YPbPr Audio_In
4MB CI I/O DIFP/M IN AE
FLASH I I I I OUT INTERFACE

CVBS_IN .
HP_L/R
TS1_SIGNALS

YPbPr/SOY
MST_TS0
NAND_CONTROL

YPbPr Audio
NAND Flash
3V3_VCC (128Mx8bit /

R/L In
RGB/HS/VS
256Mx8bit)

ATV
DEMOD 2-TS

SC1 CVBS_OUT
DEMOD 1 TS

SC AUDIO_IN
YPbPr
PCM/NAND_DATA

SC CVBS_IN
SC RGB/FB
PCM_ADDRESS

EMMC
CI_TS0

Slim SAV
CI_TS1

I2C
MSB1240 MSB1240 VIDEO
AMP.
I2C T-T2-C-S-S2 T-T2-C-S-S2
3V3_STBY KEYBOARD KEYBOARD
DVB_T2
SAT_ADC

AGC

DIGITAL IF_T/T2/C

SAT_ADC
AGC_DVB_T2

3V3_STBY TOUCHPAD XTAL


(24 Mhz) SI2157 SI2157
DIGITAL IF_T/T2/C Silicon Tuner Silicon Tuner SLIM SCART
(2) (1)
24V_VCC
12V_VCC M88TS2002
SHORT CCT M88TS2002

SC_Pin8
3V3_VCC_TUNER PROTECT Digital
PROTECTION Satellite Digital
5V_VCC Satellite 12V_VCC
12V_VCC Tuner
3V3_VCC_TUNER

3V3_VCC_TUNER
1V_VCC LNA Tuner
3V3_VCC 3V3_VCC
BGU7045 SC AUDIO_OUT
LNBP 1V25_VCC 1V25_VCC LNBP
LNB_Voltage 1 LNB_Voltage 2
LNBH29 LNBH29

XTAL I2C
I2C
(24 Mhz)
63 MB100 Block Diagram
15. PLACEMENT OF BLOCKS

64
1 2 3 4 5 6 7 8
CN65 S223
TP143 F65 0R
2 1 S226
S225
5V_VCC_SWITCH 5V_VCC 12V_VCC
60R
C1434 22p 50V
FS1 C2256 C2257 C1272 VFB_1V5
4 3 C2404 TP308 S224 1 2
TP145 5V_STBY 22u 22u 100n R791 R785 R789
10V 100nF C2054
1V5 16V 16V 16V 47k 51k 100k

4
12V_STBY Q32 7A/32VDC 10u
C2402 6 5 VDD_AUDIO FS2 12V_VCC

NTGS3446
100nF 10V 1 8 1 2
10V 2
10k
1

FDS4685
R427

Q95
12V_STBY 8 7 12V_STBY C2401
10V 100nF 7A/32VDC

1
2 7 1 EN VIN 8
A TP300 A

R682
C2249

33k
12V_STBY 10 9 12V_STBY 5V_STBY U47 C1271 L26 F64

220n
25V
S221 3 6 2 VFB VBST 7 16V 1V5_VCC

3
VFB_1V5

1
1u5 C2213 60R

2
12V_STBY 12 11 R535 TPS54528 100n C2214
S228 5V_STBY_P 1 2 4 5 12V_STBY 3 VREG5 SSW 6 22u 22u F63
47R R679 R534
C2399 14 13 DIMMING 2 1 1 2
6V3 6V3 TP307
33k 47R
100nF 10V TP309

1
C2396 4 VSS GND 5 60R
C2157

R681
10V 100nF 100nC1266

33k
16 15 C2397 1u C2215

C2281
R104
TP310 10V 100nF

50V
16V

1k

8n2
BACKLIGHT_ON/OFF 16V 22u
STBY_ON/OFF 12V_VCC_SWITCH

2
18 17 6V3
C2398
S370
20 19
TP311 S118 10V 100nF 3

R435
STBY_ON/OFF
R105
TPS54528
S263 Q40 2 1
10k
2
STBY_ON/OFF_NOT 1k Q38
S220 BC848B BC848B
3D_EN_PW 24V_VCC
CABLE S222 1

C2400 C2403
100nF 10V 100nF 10V

TP331

1V_VCC_CORE
6V3

B 1V15 W/MFC 1V15_VCC


2u2
5V_VCC F58 B
L1
2u4
1V_CORE 10n C2107
C1276
C2259 60R
C2258
F67
12V_VCC
12V_VCC

12V_STBY
F59 0R
60R
5V C1432 22p 50V VFB_5V_VCC
EN_1V15

16V

21C1549
C472 C473 C2216 C2217 60R
***** feedback resistors 100n
22u 22u C2252 C2253 C1268

S376

S377
22u 22u 22u 22u 16V16V 16V
6V3 6V3 6V3 6V3 VREFIN 22u 22u 100n R835 R796 R588

23

22

20

19

18

17

16

15
R786 16V 16V 16V 120k 4k7 22k
C1273 C2277 R436
56k 2 1
F55
100n 22n S120 10k

GSNS

VSNS

SLEW

TRIP

GND

V5

VIN_2

VIN_1

VIN_0
6V3 5V_VCC
16V 24 14 60R
REFIN2 PGND_4 F54
R733 1 EN VIN 8
100R
PROTECT

R787 R788
13

12

11

10

6k8 56k 25 REFIN PGND_3 13 U45 C1267 L2 F57 60R


C2286 VREF_2V
2 VFB VBST 7
U49 VFB_5V_VCC 16V 5V_STBY
BOOT

PH_1

PH_0

EN

SS/TR

26 12 2u4 C2207 60R


VREF_2V VREF PGND_2 TPS54528 100n C2208
39p 3 VREG5 SSW 6
100nC1274 TPS51363 22u 22u F56
C2169

R5050V C2011
R837

560p
50V
27 11
2k

14 8 16V NC NU_2 PGND_1 6V3 6V3 TP299


PWRGD U44 COMP 4k7
C2155
4 VSS GND 5 60R
S125

PGOOD
TPS54821 28 10

NU_1

SW_0

SW_1

SW_2

SW_3
4n7 2 1
EN PGND_0 1u C2209

C2279
1 7 12V_VCC 10k

MOD

BST
RT/CLK VSENSE

50V
V_SNS 50V

NC

8n2
R428 16V 22u

C2297
PVIN_0

PVIN_1

10n
25V
C2260
GND_0

GND_1

C TPS54528 / TPS54628 6V3 C

R52
4k7
V_SNS 22u
VIN

C2237

220u
16V

6V3
30047395
R838
2k2

NC NC 270uF 2V Opt. C2261


22u
2

R992
100nC1275 F62 0R

22R
R740 30066872 16V
16V L27 12V_VCC
100k 60R C1433 22p 50V
VFB_1V_CPU

16V
16V
10u
1u5

10u
C2278 549k

R867
PROTECT 1V_VCC_CORE 22u

4k7
R433 1uH R836 R834 R908

C2325
16V S314

10n
25V
200k VREF_2V C2410 C2409 39k 100k 68k
4u7 S123 TP306 R426 C2254
R432 2 1
R680 16V R591 10k
560k 1M

S374
S375
12V_VCC 33k 8k2
R907
C2284

C2285

1 EN VIN 8
549k TP305
C2283

10u
16V

10u
16V

EN_1V15
16V10u

R429 L25
1 2
STBY_ON/OFF U46 C1269
16V
Q75 Q74 R109 3V3_STBY 10k 2 VFB VBST 7 1V_VCC_CPU
VFB_1V_CPU
2N7002 2N7002 VID_0_CORE 1u5 C2210
1k
R106
TPS54528 100n C2211
3 VREG5 SSW 6 22u 22u
STBY_ON/OFF_NOT 1k Q39
VREFIN BC848B 6V3 6V3 C2212
R110 4 VSS
VID_1_CORE C2156 GND 5 22u
D 1k D

C5V6
1u 6V3
1V_CPU

D1

50V
***** feedback dirençlari ayarlanacak

8n2
16V

1V15 WO/MFC C2280


TPS54528 R906 R430
680k 56k VFB_1V_CPU
R732 R2 R729 R905 R431
5V_VCC 1 POK GND 8 470R 10k 470k 1M
R51
C2313

2
4k7
1
U23 C1784 R798 1V5_STR
10n
16V

2 EN 12V_VCC D43
FB 7 4k7 R1 S380
10uF

R862 ***** feedback dirençlari ay


10V

1V5_VCC 60R APL5910 100nF


1N5819
1 SS FB 8 22k 3V3_STBY
3 VIN VOUT 6 10V 1V15_VCC_DEMOD Q72 Q73 R107
1 2
5V_STBY D44 U56
C2304100n
N.C. 2N7002 2N7002 VID_0
F66 C2056 TP144 1k
C1198

2 IN VCC 7
22uF
6V3

4 VCNTL NC 5
5V_VCC 16V C2315
2
S119
1
1N5819 C2300 C2299 MP1498 R856

R864

R859
15p

47k

47k
C2055 3 SW EN/SYNC 6

R847
1 2
10u 10u STR_EN 50V R108

4k7
10uF 10k
16V 16V R904 1k VID_1
10V 4 GND BST 5 6k8 S260
22R
E MP2234 kullanilacak R852 100nC2303 STR_EN E
TP303
16V L28 R848
1V5_STR Q96 4k7
BC848B STR_ENABLE
10u
100n
3V3_VCC 2U2 olacak
6V3
10u
C2309
6V3
10u 16V
C2310
C2308

12V_VCC F69 0R
3V3_STBY LDO
C2314

60R C1277 12V_VCC D41 3V3_WOWL


10n
16V

22u 22u S381


100n UA: 30069495 AP2111
16V 16V 16V C1435 22p 50V R863
1N5819 1 SS 3V3_STBY U55
C2374 C2375 VFB_3V3_VCC FB 8 22k TP304
LM1117
R784 R697 R730 5V_STBY D42 U57 C2306100n
N.C. 5V_STBY
R437 33k 680R 10k 2 IN VCC 7 3 IN OUT 2 3V3_STBY
16V C2316
2
10k
1
1N5819 C2302 C2301 MP1498 R857 C2218
R865

R860

R849
15p ADJ VOUT
47k

15k

4k7
3 SW EN/SYNC 6 10V

R756
1 2
10u 10u 10k WOWL_EN 22u

1k
1 EN 50V 10uF
VIN 8 16V 16V 1 4 6V3
TP301 4 GND C2059
U48 C1278 L3 F70 BST 5 S261
2 VFB R735
VFB_3V3_VCC VBST 7 16V 3V3_VCC 22R S259
F TPS54528 100n 3u3C2220 C221960R MP2234 kullanilacak R853 100nC2305
WOWL_EN 1k 680R F
3 VREG5 TP302 R850 R734
SSW 6 22u 22u 16V L29 Q97
3V3_WOWL 4k7
6V3 6V3 BC848B
4 VSS WOWL_ENABLE
C2158 GND 5 3u3 C2307
1u 100n
VESTEL PROJECT NAME : 17mb100-r1 A3
C2282

50V

6V3 6V3
8n2

16V
10u 10u 16V
C2311 C2312 SCH NAME :1 T. SHT:1
TPS54328 DRAWN BY :<YOUR NAME HERE> 29-12-2014_09:48
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

TP163
24MHz 3V3_VCC_RF
3V3_VCC_TUNER1 F104 220R F105 220R 3V3_LNA

100n 10V

100n 10V

100n 10V

100n 10V
C1994
C1496 C1497

C2320
50V 10u 50V 10u

C2321

C1938

C1936

C1935

C1937
50V

47p
NC

3V3_VCC_TUNER1
6V3 6V3
NC 27p
3R3

R567
2R2
TUNER2_XTAL_IN
27p X1

TP164
A 1 4 30051799 A
I2C ADDR: C4 2 3
1

BC858B
27MHz
C2102
2
30010731 3V3_VCC_RF
F106 220R F108 220R 3V3_VCC_TUNER1

100n 10V

100n 10V

100n 10V

100n 10V
Q79

C1996
3 C1500 C1499
1n2 10u 50V 10u

C1944

C1945

C1946

C1939
560nH

47p
50V 1V8_VCC_TUNER1 6V3 6V3

L10
12n

TP165
C2101
C1209 C2109

50V
21

20

19

18

17

16

15

1n2
50V 1u 2u2
180p 6V3 6V3

VDD_H3

VDD_H2

GND2

XTAL_O

XTAL_I

XOUT

LDO_ADJ
RF1
7
5
3
1

22 14 3V3_VCC_RF
C2094 RF_REF VDD_L
10
C1993 C2106 R570 F107 220R F103 220R 3V3_VCC_TUNER2

100n 10V

100n 10V

100n 10V

100n 10V
S151 0R

C1995
11
CN51 23 RF_IP ALIF_P 13 470R C1501 C1498
9 10u 50V 10u

C1940

C1942

C1943

C1941
12 C2091 R569 R565

47p
47p 82p 0R 6V3 6V3
24 RF_IN ALIF_N 12 470R 820R
50V 50V 180p 50V
8
6
4
2

L12 U7 NC

L11
25 11

12n
30076720 180nH RF_SHLD DLIF_P
22n

SI2158
L9

B 270nH 12n R979


26 10 B
3V3_VCC_TUNER1 220k ADDR VDD_H1 3V3_VCC_TUNER1
C2090 R307 R575
180p TUNER_RST 560nH 220k 27 RSTB DLIF_N 9
33R

VDD_IO
50V

GPIO1

GPIO2
28 8

AGC2

GND1
AGC1 VDD_D 1V8_VCC_TUNER1

SCL

SDA
S152

C2098
common

R454
10k

50V

DIGITAL1_IF_N

DIGITAL1_IF_P
C125316V

12p

C2100

50V
1 IN OUT 6

1n2
5V_VCC

7
U6 100n R693 VDD_AUDIO
2 GND ILIM 5 560R FEF_AGC_FREEZE_D1 2 1
33k opsiyonlu
ANT_CTRL TPS2553-1 R334 R694
4k7 3 EN FAULT 4 560R D_IF_AGC1 3V3_VCC_TUNER1 2
33k
1
24V_VCC
R80 R335 R246
Active Antenna 560R 3V3_VCC DTV_SCL 100R 10k

BAW56
1 2

D39
R336 R245 PROTECT_COM R463
DTV_SDA 100R 1
10k 12V_VCC 2

R465
ANT_SCP 1
10k 2

C 3V3_STBY R464 C
IF_AGC_T_D1 5V_VCC
R459 1
10k 2

3V3_VCC_TUNER1 F102 R456 R250 R249 2


10k
1
R467
10k 100R 100R D_IF_AGC1
C1543

10k
R579
150R

50V

1 2
60R
0p5

PROTECT
C1932

C2110

C1933
R466

BAW56
100n
10V

16V

10V
100n
C2019 C2115

22n

D40
3V3_LNA

TP162
R577 RF1
120R 1n 2n2 R457
R578 50V 50V Close To Concept IC
Close To SI2156 R460
1
10k
2
3V3_VCC
120R C2020 C2116 12V_VCC BC858B 1 2

Q81 10k
RF2
R253 R218
C1544
R580
150R

1n 2n2 C1948 Q63


50V

100R 47k
0p5

2
C1555

50V 50V
R581

100n R461 BC848B


18R

16V
10n

S153
1
1 2
10V 10k
16V
Q62 Q82
10n 100R 1V5_VCC
1k5 1 OUT BC848B BC858B
IN 6 R252
10k

2
F152 U9 3V3_VCC 2 1
C1554

R462
2 VCC GND 5 R458

10k
D D

R902
2M2
3V3_LNA BGU7045 6k8
C1934

100n
10V

3 NC CTRL 4 4k7 4k7 3V3_LNA R843

1
R82 R83 R131 POWER_SENSE
C1553

SHORT CCT PROTECTION


16V
10n

1k
3V3_VCC_TUNER2
TUNER2_XTAL_IN

R997
LNA_CTRL

R747
100k
1 2
3V3_WOWL

C5V6
10k

D50
3V3_VCC_TUNER2

3R3
R568
2R2

BAW56
D47
PROTECT_COM
30051799

R903
100k
1
R996
1
10k
2
3V3_VCC
C2105
2
Q80
30010731
C2097

BC858B R987 R986


470p
50V

I2C ADDR: C6 1n2


3
Q103 100R 47k
560nH

50V 1V8_VCC_TUNER2 BC848B


L14
12n

C2103

C1210 C2108
50V
21

20

19

18

17

16

15

1n2

50V 1u 2u2 Q104 100R


E 180p 6V3 6V3 BC858B R988
1V5_STR E
VDD_H3

VDD_H2

GND2

XTAL_O

XTAL_I

XOUT

LDO_ADJ

RF2 R844 3V3_VCC 2


10k 1
22 14 10k

BAW56
RF_REF VDD_L
C2093

1 2
3V3_VCC 39k R993

D49
C2092 24V_VCC
180p
50V

R572 R994
0R R706 6k8
23 RF_IP ALIF_P 13 470R 15k 12V_VCC R999
R571 0R R566 R558
24 RF_IN ALIF_N 12 470R 820R 100R 1V8_VCC_EMMC
220R 5V_VCC 3V3_VCC 2
10k 1
560nH L13 R991
U8
R81
4k7

NC R995
25 RF_SHLD DLIF_P 11 3 6k8 10k

25V 100n
12n 1 2

SI2158 U52 VCC


50V 1u
R1000 R998
C2181

C2289
3V3_VCC_TUNER2 26 ADDR VDD_H1 10 3V3_VCC_TUNER2 MAX809LTR RST GND
R731
10k

R306 R576 2 1
TUNER_RST 220k 27 RSTB DLIF_N 9
33R 100R 1V15_VCC_DEMOD
VDD_IO
GPIO1

GPIO2

28 8 R990
AGC2

GND1

AGC1 VDD_D 1V8_VCC_TUNER2

BAW56
DIGITAL2_IF_N
DIGITAL2_IF_P

AUX_RESET
SCL

SDA

D48
C2099
R455
10k

50V

TP166
12p

C2104

50V
1n2
1

100R 1V_VCC_CPU
F R989
F
FEF_AGC_FREEZE_D2
R251
3V3_VCC_TUNER2
IF_AGC_T_D2 100R
R248
C1947

100R
VESTEL PROJECT NAME : 17mb100-r1 A3
10V
100n

DTV_SCL
R247
DTV_SDA 100R
SCH NAME :1 T. SHT:1
Close To SI2156
DRAWN BY :<YOUR NAME HERE> 23-12-2014_20:13
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

S2_TUN_3V3_2

S2_TUN_3V3_2
S2_TUN_3V3

S2_TUN_3V3
F111
3V3_VCC 3V3_VCC_RF
60R C2248
to Tuners & Demods

C1473

C1475
6V3
50V 50V 50V 50V

C1472

C1474
100u

TP205
27p X2 27p 3V3_VCC_RF S2_TUN_3V3_2 27p X3 27p
F110 220R
A C1562
1 4 C1504 C1568
1 4 A
C1558 27MHz 10u C1565 27MHz
10n 16V 2 3 6V3 10n 16V 2 3
3V3_VCC_RF S2_TUN_3V3
F109 220R 10n 10n
C1503
10u 16V 16V

14

13

12

11

10

14

13

12

11

10
9

8
6V3

VDDA4

TEST1

TEST2

TEST3

VDDA3

XTALN

XTALP

VDDA4

TEST1

TEST2

TEST3

VDDA3

XTALN

XTALP
S2_TUN_3V3 S2_TUN_3V3_2

R530 C1561 R531 C1567


3k3 15 RES VDDA2 7 3k3 15 RES VDDA2 7
10n 10n 16V 10n 10n 16V
16V 16 CAP CK_OUT 6 NC 16V 16 CAP CK_OUT 6
C1556 2 1
C1563 NC
S162 2 1
S173
17 CKDIV_OPT U10 IP 5 2
S163
1 IP_D1 17 CKDIV_OPT U11 IP 5 2
S172 1 IP_D2
S169 S171
RFBYPASS M88TS2022 RFBYPASS M88TS2022
2 1 2 1

2 1
18 IN 4 S168 IM_D1 2 1
18 IN 4 S170 IM_D2
S160 2 1 S161 2 1

NC NC
B 3V3_VCC 10k 19 RESET VDDA1 3 NC
S2_TUN_3V3 3V3_VCC 10k 19 RESET VDDA1 3 NC
S2_TUN_3V3_2 B
R484 L5 2 1
C1560 R487 L6 2 1
C1566
LNA_IN QN S165 LNA_IN QN S174
20 2 2 1 QM_D1 20 2 2
S175 1 QM_D2
50V 4n7 S164 10n 16V 50V 4n7 10n 16V
2
S166 1 2
S176 1
S2_RESET Q64 C1545 0p5 TEST QP QP_D1 S2_RESET Q65 C1546 0p5 TEST QP QP_D2
BC848B

BC848B
21 1 2
S167 1
21 1 2
S177 1
10k 10k

VDD_DIG

VDD_REG

VDD_DIG

VDD_REG
R483 NC R486 NC

VDAA5

VDDA6

VDAA5

VDDA6
7 2 3 7 2 3
C1557 C1564

SDA

SCL

AGC

SDA

SCL

AGC
C1541 C1542
CN43 1 10n CN42 1 10n

22

23

24

25

26

27

28

22

23

24

25

26

27

28
3p3 16V 3p3 16V
50V S2_TUN_3V3 S2_TUN_3V3 50V S2_TUN_3V3_2 S2_TUN_3V3_2
6 5 4 6 5 4
C1575

C1576
100p

100p
50V S2_AGC_D1 50V S2_AGC_D2
REG_OUT_AGC_D1 REG_OUT_AGC_D2
R308 R310

C1559

C1569
10n

10n
33R S2_SCL_D1 16V 33R S2_SCL_D2 16V
50V

50V
R309 R311
1n

1n
LNB_OUT 33R S2_SDA_D1 LNB_OUT_2 33R S2_SDA_D2
C2002

C2001

C2004

C2003
18p

18p

18p

18p
C 1n 1n 1n 1n 1n 1n 1n 1n C
C1528

C1529

C1531

C1532

C1533

C1534

C1536

C1537
C1530 C1535
50V 50V 50V 50V
50V 50V 50V 50V
I2C ADDR: C0 50V 50V 50V 50V I2C ADDR: C2

AGC_SAT_D1 AGC_SAT_D2

REG_OUT_AGC_D1 R490 R264 REG_OUT_AGC_D2 R491 R265


10k 10k 100R S2_AGC_D1 10k 10k 100R S2_AGC_D2
R492 R493
C2111

C1953

C2112

C1954
16V

10V
100n

16V

10V
100n
22n

22n
Close SAT DEMOD
Close To TS2022 Close SAT DEMOD
Close To TS2022

D D

C2141 C2142
C1257 100n C1413 220n C1258 100n C1414 220n
10u
16V
10V 10u
16V
10V
I2C ADDR: 12
16V
I2C ADDR: 10 16V
1N5819

1N5819
C22V

C22V
D28

D18

D29

D23
12

11

10

12

11

10
9

9
50V 50V
220n 220n
VCC

NC3

BYP

GND

VCC

NC3

BYP

GND
D22 C2153 R589 D27 C2154 R590
LNB_OUT 13 VOUT ISEL 8 22k LNB_OUT_2 13 VOUT ISEL 8 22k
1N5819 1N5819 R260 1N5819 1N5819 R262
14 7 14 7
VUP U12 SDA 100R SYS_SDA VUP U13 SDA 100R SYS_SDA
D21 R261 D26 R263
S246 15 NC4
LNBH29EPTR SCL 6 100R SYS_SCL S247 15 NC4
LNBH29EPTR SCL 6 100R SYS_SCL
1N5819 1N5819
P-GND

P-GND
16 5 16 5
EXTM

EXTM
C2144 C2143 C2145 25V LX ADDR C2147 C2146 C2148 25V LX ADDR 10k 3V3_VCC
NC1

NC2

NC1

NC2
D20 10u 10u 10u 2u2 D25 10u 10u 10u 2u2 R489
L15 1N5819 25V 25V 25V C2139 L16 1N5819 25V 25V 25V C2140
E S383 S382 E
12V_VCC 12V_VCC
1

4
10u D19 10u D24

DISEQC_OUT_D1 DISEQC_OUT_D2
10V100n 10V100n
C1951 C1952
R485

R488
10k

10k
F F

VESTEL PROJECT NAME : 17mb100-r1 A3


SCH NAME :1 T. SHT:1
DRAWN BY :<YOUR NAME HERE> 25-12-2014_13:21
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

DTV_SDA

TS_SYNC_D1

TS_SYNC_D2
DTV_SDA
TS_VLD_D1

TS_VLD_D2
TP210

TS_D0_D1

TS_D0_D2
100n10V 100n10V

VDD33_D1

VDD33_D2
R909

R910
TP317 TP312 C1955 TP319 TP323 C1970

4k7

4k7
VDD_D1

VDD_D2
U27 U28
A TP316
MX25L512
TP324
MX25L512 A
TP315 1N5819 3V3_VCC_RF TP320 1N5819 3V3_VCC_RF

R267
100R

R538

R539

R540

R268
100R

R555

R554

R553
47R

47R

47R

47R

47R

47R
MSPI_CSZ_D1 1 CS# VCC 8 MSPI_CSZ_D2 1 CS# VCC 8
MSPI_DO_D1 2 SO HOLD# 7 D45 MSPI_DO_D2 2 SO HOLD# 7 D46
4k7 3 WP# SCLK 6 MSPI_CLK_D1 4k7 3 WP# SCLK 6 MSPI_CLK_D2
3V3_VCC_RF R87 R88 4 GND SI 5 MSPI_DI_D1 NC NC NC NC NC 3V3_VCC_RF R90 R89 4 GND SI 5 MSPI_DI_D2 NC NC NC NC NC

48

47

46

45

44

43

42

41

40

39

38

37

48

47

46

45

44

43

42

41

40

39

38

37
4k7 TP313 4k7 TP322
TP314
TP321
TP318 TP325

I2CS_SDA

VDD_2

GND_6

VDD33_2

TS_SYNC

TS_VLD

TS_D[0]

TS_D[1]

TS_D[2]

TS_D[3]

TS_D[4]

TS_D[5]

I2CS_SDA

VDD_2

GND_6

VDD33_2

TS_SYNC

TS_VLD

TS_D[0]

TS_D[1]

TS_D[2]

TS_D[3]

TS_D[4]

TS_D[5]
TP209
R266 R269
DTV_SCL 100R 1 I2CS_SCL TS_D[6] 36 NC DTV_SCL 100R 1 I2CS_SCL TS_D[6] 36 NC
C1476 C1956 C1479 C1969
S182 2 35 NC S185 2 35 NC
GND_0 TS_D[7] GND_0 TS_D[7]
27p 100n 10V 27p 100n 10V
4
3

4
3
50V 3 XTAL_OUT TS_CLK 34 47R 50V 3 XTAL_OUT TS_CLK 34 47R
24MHz

24MHz
TS_CLK_D1 TS_CLK_D2
R726

R727
X5

1M

X6

1M
B 4 33
R541
4 33
R552 B
XTAL_IN MSPI_CSZ/SSPI_CLK 47R MSPI_CSZ_D1 XTAL_IN MSPI_CSZ/SSPI_CLK 47R MSPI_CSZ_D2
C1477 C1478
1
2

1
2
S183 AVDD33_D1 R542 S184 AVDD33_D2 R551
5 AVDD33_0 MSPI_DO/SSPI_DI 32 47R 5 AVDD33_0 MSPI_DO/SSPI_DI 32 47R

MSB1240

MSB1240
MSPI_DO_D1 MSPI_DO_D2
27p 50V S181 6 31
R543 27p 50V S186 6 31
R550

U16

U17
AGC_SAT_D1 IFAGC_S MSPI_DI/SSPI_DO 47R MSPI_DI_D1 AGC_SAT_D2 IFAGC_S MSPI_DI/SSPI_DO 47R MSPI_DI_D2
S178 R544 S189 R549 C2324
IF_AGC_T_D1 7 30 C1977 IF_AGC_T_D2 7 30
IFAGC_T GND_5 NC IFAGC_T GND_5
C2113 C2114 100n 10V
S179 100n 10V S188
8 IP_T RESETZ 29 47R *****
RESET_DEMOD 8 IP_T RESETZ 29 47R RESET_DEMOD *****
22n 16V S180 9 28
R545 22n 16V S187 9 28
R548
IM_T MSPI_CLK/SSPI_CSZ 47R MSPI_CLK_D1 IM_T MSPI_CLK/SSPI_CSZ 47R MSPI_CLK_D2
DIGITAL1_IF_P R546 DIGITAL2_IF_P R547
10 GND_1 VDD33_1 27 VDD33_D1 10 GND_1 VDD33_1 27 VDD33_D2
DIGITAL1_IF_N S192 DIGITAL2_IF_N
IP_D1
10V
11 IP_S GND_4 26 S194 10V
11 IP_S GND_4 26
100n C1978 IP_D2
100n C1981
C1980 12 25 12 25
IM_S VDD_1 VDD_D1 C1982 IM_S VDD_1 VDD_D2
NC 10V
NC 10V
DISEQC_OUT1

DISEQC_OUT1
100nS193 10V

DISEQC_IN1

DISEQC_IN1
S195
C IM_D1
100n C1979 IM_D2
100n 10V
C
AVDD33_1

I2CM_SCL

I2CM_SDA

AVDD33_1

I2CM_SCL

I2CM_SDA
100n C1983
GPIO[0]

VDD33_0

GPIO[0]

VDD33_0
3V3_VCC_RF 3V3_VCC_RF
VDD_0

GND_2

GND_3

VDD_0

GND_2

GND_3
F112 220R F115 220R
QP_S

QM_S

QP_S

QM_S
C1505 C1957
C1959
C1958C1577C1578C1579 AVDD33_D1 C1506 C1967
C1971
C1968C1580C1581C1582 AVDD33_D2
10u 10V 10V 10V 50V 50V 50V
10u 10V 10V 10V 50V 50V 50V

6V3 100n 100n 100n 100p 100p 100p 6V3 100n 100n 100n 100p 100p 100p
13

14

15

16

17

18

19

20

21

22

23

24

13

14

15

16

17

18

19

20

21

22

23

24
3V3_VCC_RF VDD33_D1 3V3_VCC_RF VDD33_D2
R494

R495
F113 220R F116 220R
10k

10k
AVDD33_D1

AVDD33_D2
NC
VDD_D1

VDD33_D1

VDD_D2

VDD33_D2
S190

S191
C2230

6V3

C1960

C1961

C1962

C2232

6V3

C1966

C1972

C1973
10V 10V 10V 10V 10V 10V
22u

22u
100n 100n 100n 100n 100n 100n
DISEQC_OUT_D1

DISEQC_OUT_D2
1V15_VCC_SAT 1V15_VCC_SAT
100n C1987

100n C1988

100n C1986

100n C1985
F114 220R VDD_D1 10k VDD33_D1 F117 220R VDD_D2 10k VDD33_D2
R496 R498
10V

10V

10V

10V
C2231

6V3

C1963

C1964

C1965

4k7

C2233

6V3

C1974

C1975

C1976

4k7
FEF_AGC_FREEZE_D1

FEF_AGC_FREEZE_D2
10V 10V 10V 10V 10V 10V

10k 10k
22u

22u
R91

R92
100n 100n 100n 100n 100n 100n
R497 R499
D D
S198

S199

S2_SCL_D2

S2_SDA_D2
S196

S197
S2_SCL_D1

S2_SDA_D1

NC
3V3_VCC_RF

3V3_VCC_RF
1V15_VCC NC
10V

F192 220R 1V15_VCC_SAT

10V
C1989

C1984
100n

100n
F193 220R
1V15_VCC_DEMOD
QP_D1

QM_D1

QP_D2

QM_D2
12V_VCC
E E

R1026
RTC

1N4148
STBY_ON/OFF_NOT

D51

4k7
C2298

150k
6V3
1u
32.768kHz

1 OSCI VCC 8 3V3_STBY Q105


BC848B
X8

U54 R93 C2405

R1027
2 OSCO IRQ 7 4k7 6V3

4k7
BQ32000 TP206 100u
3 VBACK SCL 6 TOUCHPAD_SCL 47k
C2296
C993

0F22

470n

PROTECT
5V5

6V3

4 GND SDA 5 TOUCHPAD_SDA

PROTECTION CIRCUIT
TP207
TP208

F F

VESTEL PROJECT NAME : 17mb100-r1 A3


SCH NAME :1 T. SHT:1
DRAWN BY :<YOUR NAME HERE> 23-12-2014_20:17
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
SAV_AUD_L_IN R482
10k SAV_L_IN
SCART 1

CDA4C16GTH
SLIM SIDE AV

CDA4C16GTH
5

8
SAV_AUD_R_IN 10k SAV_R_IN TP181

C1463
TP182

C5V6

220p

R373
50V

75R
D3
R481
1
C2006 C2174
33p C1456 C1457 C2175 560p F120 SAV_CVBS

R372

R609

R608
D11

75R

12k

12k
50V 330p 330p 560p 2

D10
50V 50V 50V 50V 50V 600R C1450
A 24 A

1
TP176 33p 6
23 SC_CVBS_IN TP183F122 330p
TP175 3
C2010 50V SAV_AUD_L_IN
22 F123 600R
4 C1451
21
TP174

R371
50V
33p
SC_CVBS_OUT
YPBPR INPUT JK1 5
600R

20 75R or SOUNDBAR & SUBWOOFER 7


F121
330p
50V
C2007 R537 SAV_AUD_R_IN
19 47R SC_FB 600R
TP173 TP184

5
18 50V SC_R
33p

CDA4C16GTH
TP172
R368 R370

D12
17 75R 75R UART-TX-SC
R369 C2008
50V
YPBPR AUDIO & SUB WOOFER
16 75R TP185
33p D15 S231 50V

4
15 F124 560p
SUBW_OUT_P NC
S230 PR_IN
B TP167 C2009 C15V
SC_G 600R
B
14 50V

R603
S241 C2170

12k
TP168 R366 330p R604
13 75R UART-RX-SC SUBW_OUT_N TP192 C1453 12k
TP169 R367 S232
JK2 S233 WHT 1
12 75R 10k YPBPR_L
6 2
R557 RED SOUNDB_R_P TP191R469
11 22k 5 S234 S237 F125 TP190
SC_PIN8 3
TP170 R84 PB_IN RED 10k YPBPR_R
4 4
10 SC_B 4k7 BLU TP187600R R468
TP171 50V C1949 3 12k
SOUNDB_R_N C1452

R602
S236 5

12k
9 33p BLK 330p R605
2 6 50V
100n GRN TP189 50V
8 1 JK3 560p
C1448 C2005 10V
330p S235
7 50V TP186 F127 C2171
100R
6
SCART_AUD_L_IN
SCARTR476
AUDIO FILTERS SOUNDB_L_P 600R R256
SUBW_OUT

TP177 SCART_AUD_L_IN 10k SC_AUD_L_IN S238

R597
75k
C 5 SCART_AUD_R_IN F126 220n C2021
C
C1449

TP179 SCART_AUD_R_IN 10k SC_AUD_R_IN Y_IN


330p

600R
50V

4 F118 R254 R475 L4

27p
50V
27p
50V
27p
50V
100R SC_AUD_L_OUT 50V

R606

R607

R376

R374

R375
S154 1n

12k

12k

75R

75R

75R
3 600R C1454 C2172 4p7 C1440

C1468

C1466

C1467
C1455 C2173 50V
TP178 50V 330p 330p 560p 560p 50V
2 4n7 C2012 50V 50V 50V 50V 22p C1493 50V 22p
F119 R255 TP188
C1441
1 1
100R
2
SC_AUD_R_OUT
TP180600R C2013
SC1 4n7
5V_VCC
C2015 S239
50V

CDA4C16GTH

8
SOUNDB_L_N TP197

BAV70
SUB WOOFER AMP

D30
S240
C12134n7 R574
50V 2
C1950
C2134

17

16
470R VDD_SUBW CLOSE TO PIN34 & 35 CLOSE TO PIN2 & 3 VGA INPUT 100n

R470

R472

R473
10k

10k

10k
33n
50V

4n7 47n 10V VGA_DDC_5V

D13
C2014 VGA CONNECTOR

SHIELD1

GND1
3V3_VCC

C2196

C2197
16V C2201 C2202 C2203 C2200

100u
35V

100u
35V

1
24C02 option
D F147 50V 100n
50V
100n
50V
100n
50V
100n
50V
1 8 D
3V3_VCC SUBW_AVDD VDD_SUBW SCL R650 10k VCC A0
R480

15
10k

330R C1502 C1412 C1212 R573 C2117 100R R471 2 U14 7


10u 100n 470R 2n2 VSYNC 1 8 WP A1
14 R1
6V3 16V 47n 50V S245 3 ST24LC21 6
16V HSYNC 2 R2 7 SCL A2
13
12

11

10

24V_VCC VDD_SUBW 4 5
9

S244 3 R3 6
SDA 12 SDA GND
VR_ANA

PLL_FLTP

PLL_FLTM

AVSS

PBTL

NC_2

SSTIMER

NC_1

BST_A

PVDD_AB_2

PVDD_AB_1

OUT_A

S378 TP195
SUBW_AVDD AVDD PGND_AB_2 ID0 4 R4 5 TP194 TP196
13 48 11
3V3_VCC 4k7 VDD_AUDIO S379 S155 TP193 R474
ADRES SECIMI R85 14 A_SEL_FAULT PGND_AB_1 47 SGND 10 10k
S156 4k7 L17 SUBW_OUT_N F153 VGA_DDC_5V R612
R86 15 MCLK OUT_B 46 KEY 9 510R VGA_VSNC

220n 50V
50V
4u7 1k

CN52
10k TP201 R613

VGA
R479 nc OSC_RES NC_6 50V BGND 510R VGA_HSNC
R582

16 45 8
18R

C2150
220n
C2149
R652 33n R651
I2S_OUT_MCK

10V 18k2 DVSSO NC_5 C2132 GGND 2k4


4u7 17 44 7

TAS5727
C1411

E VR_DIG BST_B C2122 RGND E


100n

18 43 6
16V

C2176 680p
PDNN U15 BST_C 50V GND

C1470

C1471

C1469
PDN 19 42 5

27p
50V

27p
50V

27p
50V
C2121 TP200
S159 20 LRCLK NC_4 41 50V 680p RESERVED 4
I2S_OUT_WS 33n 50V F154
I2S_OUT_BCK SCLK NC_3 C2133 BLUE VGA_B
S158 21 40 3 1k
S157 L18 SUBW_OUT_P F155
I2S_OUT_SD 22 SDIN OUT_C 39 GREEN 2 VGA_G
50V
50V 220n

4u7 1k
F156
PVDD_CD_1

PVDD_CD_2

SHIELD2
GVDD_OUT

SYS_SDA 100R SDA PGND_CD_2 RED VGA_R


R583

23 38 1
18R

1k
RESETN

GND2
R259
220n
STEST

BST_D

OUT_D

C2151
DVDD

DVSS

AGND

VREG

C2152

SYS_SCL 100R SCL PGND_CD_1


GND

24 37
R258

R379

R377

R378
2 NUP4004M5
1
3

4
5

75R

75R

75R
18

19

TP202
C2120
25

26

27

28

29

30

31

32

33

34

35

36

TP198
680p

D31
50V

TP199
EXT_RESET 100R C2159 C2119
R257 C1527 C1409 1u 680p
C1410

C2131

F R477 1n 100n 16V VDD_SUBW 50V F


100n
16V

33n
50V

AMP_EN 10k 50V 16V


CN48
R478 PDN
SUBWOOFER_EN 10k F146 SUBW_OUT_P 1
3V3_VCC TP204
330R SUBW_OUT_N
TP203
2 VESTEL PROJECT NAME : 17mb100-r1 A3
SCH NAME :5 T. SHT:5
DRAWN BY :<YOUR NAME HERE> 24-12-2014_08:52
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
OPTIONAL RESISTORS
hotel tv locatel C1423
100n
16V

2
1 EN SHDN 20 3V3_STBY

R382

R381

R380
75R

75R

75R
2 C1+ VCC 19

C1424
47n AB2 B1 3V3_VCC C1425
1

1
68R RIN0M TN ETH_TXN
C1226 16V47n

100n
16V
AB1 C1 3 18
A VGA_R R716 33R
C1227 16V
RIN0P TP ETH_TXP JK7 3V3_STBY V+ GND A
AA3 A2

TV_CLOCK

DCM_DATA
68R R320 GIN0M RN ETH_RXN

TV_DATA

IR_DATA
C1225 47n AA1 B2 100n 4 17
VGA_G R715 33R GIN0P RP ETH_RXP 16V C1- T1OUT RS232_TX

R723

R724
C1224 16V

5k1

5k1
Y3
68R R319 BIN0M
NC U53

VCC

GND
C1223 47n Y2 5 16
R714 33R BIN0P C2+ R1IN RS232_RX

C1426
VGA_B C1222 16V

100n
16V
R318 AA2 SOGIN0 ST3222
VGA_G

6
C15391n W5 HSYNC0 GPIO80 W6 ETH_YEL D14 6 C2- R1OUT 15 100R RX_HOTEL
VGA_HSNC

3V3_STBY
W4 F4 CDA4C16GTH C1427
VGA_VSNC 50V VSYNC0 GPIO79 ETH_GRN TP236 R280
5k1 8 1 TP237 7 V- NC2 14
47n AE1
68R RIN1M R721 TP238 100n
C1217 16V47n AD3 7 2 8 13
SC_R R711 33R RIN1P 5k1 TP239 16V T2OUT T1IN 100R TX_HOTEL
C1216 16V AD1
68R R315 GIN1M 1 R722 TP240 R281
C1218 47n AD2 6 3 9 12
SC_G R712 33R GIN1P R2IN T2IN
R316 C1219 16V AC2
68R
C122047n AB3
BIN1M U1 5 4 C2089 10 11
SC_B R713 33R BIN1P R2OUT NC1 100R RX_G6

R101

BC848B
C1221 16V

4k7
AC3
R317
Y5
SOGIN1 MSD95C0H R283

Q71
HSYNC1 10u 1
4k7 2 3V3_STBY
SC_FB Y4 VSYNC1 TP219R275 R277 R97
10V
HWRESET G4 100R RESET_G6 100R IR_IN 100R TX_G6

F151

330R
47n AC5
B 68R
C1232 16V47n AB4
RIN2M
AU2 XIN_G6
R282
4k7
B
PR_IN R719 33R RIN2P XIN R278 1 2 3V3_STBY
C1233 16V AB5 AT2
68R R323 GIN2M XOUT XOUT_G6 100R 3V3_STBY R98

100R
R284

100R
R285
C1231 47n AC6
Y_IN R718 33R C123016V GIN2P R276 R279
68R R322 AA6 BIN2M IRIN K4 100R IR_IN 100R 5V_STBY
C1229C1228
47n AA5
PB_IN R717 33R BIN2P R99
R321 16V AB6 SOGIN2 4k7 nc 3V3_STBY
Y_IN C1540 AC4 HSYNC2 DM_P0 C5 4k7 3V3_STBY
1n USB3_DN
DP_P0 B5 R100
USB3_DP S219
R720 DM_P1 C4 TX_HOTEL RS232_TX
C1234 16V USB_WIFI_DN
68R AE4 VCOM DP_P1 B4
47n USB_WIFI_DP S218

RS232_TX

RS232_RX
R325 DM_P2 A4 RX_HOTEL RS232_RX
C1236 16V USB_BT_DN
SC_CVBS_IN R324 33R AE5 CVBS0 DP_P2 B3
47n USB_BT_DP
33R AF6 CVBS1 SSUSB_TXP1 AR4
SAV_CVBS USB1_TXP
C1235 AE6 CVBS2 SSUSB_TXN1 AT4
USB1_TXN
DM_PSS1 AU4
USB1_DN
DP_PSS1 AR5
USB1_DP 5V_STBY

C
SSUSB_RXP1
SSUSB_RXN1
SSUSB_TXP0
AU5
AT5
AR7
USB1_RXP
USB1_RXN
USB2_TXP
ETHERNET C
SSUSB_TXN0 AT7
USB2_TXN
DM_PSS AU7
USB2_DN
SC_CVBS_OUT 75R AF5 CVBSOUT1 DP_PSS AR8
USB2_DP
R861 SSUSB_RXP0 AU8
USB2_RXP
AT8
to avoid EMI SSUSB_RXN0
C2287

USB2_RXN CN54
120p

R790
50V

75R

close to chip 1
NC ETH_TXP TD+

ETH_TXN 2 TD-
Place these capacitors 3 TCT
close to transformer
speed nets, except for the ETH_RXP 4 RD+
CN73

chassis ground.
10
1

LED&VFD&RF F130 F133


Also keep traces short and
route as matched length
differential pairs. Do not place
ETH_RXN 5

6
RD-

RCT
5V_STBY_P 3V3_STBY
600R 600R any parts or traces under the
W/PW07 F132 7
D 5V_STBY transformer. NC1 D
TP326 600R
8
TP233

TP232

TP234

TP235

TP231

NC2

ETH_GRN 510R 9 GR+


R615
TP220 10 GR-
CN56

2 1
S212
1

TP241 ETH_YEL 510R 11 YL+


TP230 1uC2167 C1254
100n R614
S217 16V 16V 12
2 1 TOUCHPAD_SDA YL-
C1489
TP228 TP227 TX_G6
S208 13
1 2 SYS_SDA 1uC2168 C1255 SHLD1
S210 TOUCHPAD_SCL 100n
27p 2 1
1

S216 Ethernet
16V lines
16Vmust be 100ohm differential pairs 14 SHLD2
SYS_SCL
R522

50V
10k

F129 S209 RX_G6


2 10k 1
S207
C1490 600R R518
2

C1488

C1487
2

2
50V

50V
27p

27p

1 2
1

E
1

E
R520

27p
2

10k

F128 C1992
R512

KEYBOARD

C5V6
50V
10k

D5 100n
2

C1483 600R 1
2

10V
S213

1 2
IR_IN S205 R556 F160
1 2

27p 47R KEYBOARD


1k
1

R521 50V 2 10k 1 R511


1
10k 2
R525 Q69 1
10k
2
LED3 F159
BC848B TOUCH_PAD_OPTION 3V3_STBY
C1492

C1491

S204
2

2
50V

50V

1k
27p

27p

C1484

R514
R516

220R
R564

R515

R517

TP224

TP223

TP222

TP221

TP225
2

2
10k

10k

10k

10k

50V

Q68
R524

27p

LED2
1

1 2
10k F161
220R
R561

TP226
BC848B
1

TOUCHPAD_SCL
2

1k
1

R133 F162
R519
10k

3V3_STBY 1k
1

R513 TOUCHPAD_SDA
Q83 Q70 1 2
24MHz 1k

C1990
10k LED1 S203

100n
10V
Q84 BC848B
1

XIN_G6 S202 D7
BC858B

1
BC858B

C2206
XOUT_G6 3 2
2

RESET

16V
22u
C5V6
R523

4 1
10k

D6

CN55
2

C148127p

F X7 RESET_G6 F
C1480

6
220R
R563

220R
R562

C5V6
XTAL
27p

1N4148
3V3_STBY C1991

R510
1 2

D36

10k
S214 2
1

1
100n
5V_STBY 10V
VESTEL PROJECT NAME : 17mb100-r1
1 2
S215 A3
5V_STBY_P 1 2
S206 SCH NAME :9 T. SHT:9
W/PW07
DRAWN BY :<YOUR NAME HERE> 28-10-2014_10:16
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
S243
CN53
VDD_AMP
50V R_AUDIO_P 1
S251
HEADPHONE OUTPUT
AUDIO 4n7 TP212 VDD_AUDIO HP_OUT_L_MSTAR C2028 C2029

AUDIO_AVDD

SC_AUD_R_OUT

SC_AUD_L_OUT
S250

S360
S361
S362
R_AUDIO_N 2 S249 HP_L HP_R
S312 S313

LINE_R_IN

LINE_L_IN
C2017 TP213 220u HP_OUT_R_MSTAR 220u
C2016 C1214 L_AUDIO_P 3 24V_VCC 16V 16V

R559
220R

R560
220R
S248
4n7 470k TP211 R698 R699
C1215 50V S242 12V_VCC Q67 Q66
47n R654 L_AUDIO_N 4 NC 680R
BC848B
NC 680R
BC848B
A 470k 16V C2194 C2195 TP214 HP_MUTE HP_MUTE A

10V

10V
R655 1u VDD_AMP

C2084

R502

C2085

R503
47n NC NC

10k

10k
16V 50V 50V C2199 C2204 C2198 C2205 C2369 C2370

10u

10u
1u 100u 100n 100u 100n 100n 100n

12

11

10
35V 50V 35V 50V 50V 50V

VDD_AMP
AUDIO_AVDD

VR_ANA

PLL_FLTP

PLL_FLTM

AVSS

HPVDD

CPP

CPN

HPVSS

HPR_IN

HPR_OUT

HPL_OUT

HPL_IN
3V3_VCC 4k7 AVDD HP_PWML CLOSE TO PIN46 CLOSE TO PIN35
13 48 1

C2188

C2186
ADRES SECIMI R95
TP215

50V

50V
4k7 A_SEL HP_PWMR F166

1u

1u
14 47 C2124 C2123 2

C2136
R94 R586 CLOSE TO TAS5719 HP_L
1k

33n
50V
I2S_OUT_MCK 15 MCLK PVDD_AB 46 18R SOUNDB_L_P
R653 L22 S252 TP216 6
680p 680p
18k2 16 OSC_RES BST_A 45 50V 50V L_AUDIO_P F167
15u 3
CLOSE TO TAS5719 HP_R
DVSSO OUT_A SOUNDB_L_N 1k
17 44

2
L21 S253 C2323 C2322C1573 4
C1572

R504

R505
10k

10k
18 VR_DIG TAS5719 PGND_AB 43 C2125 C2126 15u
L_AUDIO_N 10n 10n TP217
5 JK5

C2137
R587 AUDIO_AVDD 16V10n16V10n 16V 16V
C2177

C1416
10V

U18
4u7

33n
50V
B

1
100n AMP_EN
16V
19 PDN OUT_B 42 18R
7 B
3V3_VCC

C2185

50V 50V

C2184

50V 50V
680p 680p

1u

1u
20 LRCLK BST_B 41 50V 50V F149 220R

C2189

C2182
I2S_OUT_WS C1510 C1419 C1509 C1420 R132
I2S_OUT_BCK SCLK BST_C 10u 100n 10u 100n HP_DETECT 1k 4k7 3V3_VCC

1u

1u
21 40 C2127 C2128
1

R585 6V3 16V 6V3 16V R96

C2138

50V
33n

C5V6
I2S_OUT_SD SDIN OUT_C 18R

D4
22 39

TP218
L19
680p 680p

GVDD_OUT
SYS_SDA 100R SDA PGND_CD 50V 50V R_AUDIO_P

SSTIMER

PVDD_CD
23 38 15u
RESETN

R271 SOUNDB_R_P
STEST

HP_SD

BST_D
S254
DVDD

DVSS

AGND

VREG

SYS_SCL 100R SCL OUT_D 3V3_VCC AUDIO_DVDD


GND

24 37 F148 220R
R272 C2135 L20 SOUNDB_R_N C1508 C1418
33n S255 R_AUDIO_N 10u 100n R506
C2130 C2129 15u
25

26

27

28

29

30

31

32

33

34

35

36
50V R584 6V3 16V 10k
18R
EXT_RESET 100R C1415 R700 C1464

C2187

50V

C2183

50V
680p 680p

1u

1u
R270 C1538 100n 50V 50V SC_R_OUT 5k6 SC_AUD_R_OUT
1n 16V CLOSE TO MSTAR IC
AUDIO_DVDD

AMP_EN

C2024 C2166 220p


50V R596 50V
50V
C DSP_SC_L_OUT 8k2 SC_L_OUT C
VDD_AMP

1n S200 C2026 1u C2022 LINE_R_IN


C2118 C2160 DSP_SUB_L_OUT 50V 16V 1n

R593
8k2
2n2 1u R610 SUB_L 50V R507
50V 16V 200k 1n 10k

C2025 R701 C1465


50V C2165 R595 SC_L_OUT 5k6 SC_AUD_L_OUT
Bathroom Speaker Amplifier
VDD_Bath

8k2
DAC GND(pins 1- 2) ortaklanmali.
DSP_SUB_R_OUT
1n

R611
S201

SUB_R
DSP_SC_R_OUT
C2027
50V
1u C2023
1n
SC_R_OUT 220p
50V
C1571

16V
270k
R657

R500

R695

R594
10k

16V

33k

8k2
for bathroom speaker
10n

200k 50V LINE_L_IN


C1259
C2179 C2178

R312 1n
U19 1 IN+ VO2 8
4u7
10V

33R Bathroom_Out1
CS4334 R338 10u U20
1 SDATA AOUTL 8 560R 2 IN- PVDD 7 VDD_Bath
I2S_OUT_SD Bathroom_L 16V 50V
2 7
4u7
10V

I2S_OUT_BCK SCLK VA Bathroom_IN LM4675SD 1u


3 LRCK AGND 6 R337 3 VDD GND 6 C2191
I2S_OUT_WS
4 MCLK AOUTR 5 560R
I2S_OUT_MCK Bathroom_R
4 SHDN VO1 5
D AMP_EN 100R D
R273
C1570
270k
R656

R501

R696

100R
10k

16V

33k
10n

R274 C2190
Bathroom_Out2 C1997 R340
50V
1u

SUB_R
SUB_R_OUT 560R SUBW_OUT

SUB_L
47p 50V R339
SUB_L_OUT 560R
L24 Bathroom_Out1_1 47p 50V C2180
5V_VCC C1261 R314 C1998 4u7
BATHROOM SPK.

R702

R703
F157 220R

27k

27k
33R Bathroom_Out115u 10V

C2161
VDD_Bath Bathroom_L 50V

16V

16V
C1260 10u R313 1u

C2162
Bathroom_Out1_1
C2192 2
3V3_STBY 33R JK4

1u
F158 220R Bathroom_R 16V Bathroom_IN
16V 10u 1

1u
C1507 C1417 Bathroom_Out2_2
10u 100n L23 Bathroom_Out2_2 C2096 180p C2095

R708
15k
6V3 16V 180p 1 INR_P INL_P 14
43K 43K

R707
15k
Bathroom_Out215u 50V R220 R221 50V
47k C2000 2 INR_N INL_N 13 C1999 47k
50V
1u R709 R710
C2193 30k 47p 50V 3 OUTR OUTL 12 47p 50V 30k
10V U21
E 4 11
R219 E
SUB_R_OUT C2088 GND UVP 47k SUB_L_OUT
R508 DRV632 R705
AMP_EN 1 2
10u 5 MUTE GND1 10 1k2
10k
R509
1 2 6 VSS VDD 9
10k
SUBWOOFER_EN C2163
1u 7 CN CP 8
16V

R532

R704

R592
3k3

27k

8k2
C2164

1u 16V

12V_VCC
VDD_AMP
3V3_VCC
F150 220R

C2087

C2086
10u

10u
10V 10V

F SUB WOOFER PREAMP F

VESTEL PROJECT NAME : 17mb100-r1 A3


SCH NAME :8 T. SHT:8
DRAWN BY :<YOUR NAME HERE> 27-10-2014_15:04
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

3V3_VCC 1 NC1 NC29 48


W5 K6
CI EMMC_CMD CMD VDD_0 VCC_EMMC_IO

3V3_NAND
EMMC_CLK W6 CLK VDD_1 AA5
2 47 AT13 AL6

R384
NC2 NC28 PCMNANDD0 PCM_D[0] TS1_D[0] TS1D0

10k
VDD_2 W4
PCMNANDD1 AT9 PCM_D[1] TS1_D[1] AM6 TS1D1
CN62 3 NC3 NC27 46 EMMC_D0 H3 DAT0 VDD_3 Y4
PCMNANDD2 AR13 PCM_D[2] TS1_D[2] AP8 TS1D2
R291 35 1 EMMC_D1 H4 DAT1 VDD_4 AA3
PCMNANDD3 AT17 PCM_D[3] TS1_D[3] AN7 TS1D3
EMMC_D2 H5
A PCM_CD1 33R 36 2 PCM_NAND_D3 4 NC4 NC26 45
EMMC_D3 J2
DAT2
T10 PCMNANDD4 AR16 PCM_D[4] TS1_D[4] AM5 TS1D4 A
TS0_D3 37 3 PCM_NAND_D4 DAT3 VDDF_0 3V3_NAND AT16 AM7
R357 J3 U9 PCMNANDD5 PCM_D[5] TS1_D[5] TS1D5
from CI TS0_D4 38 4 PCM_NAND_D5 5 NC5 I/O7 44 75R NAND_AD7
EMMC_D4
J4
DAT4 VDDF_1
M6 PCMNANDD6 AR21 PCM_D[6] TS1_D[6] AN5 TS1D6

R736
TS0_D5 39 5 EMMC_D5 DAT5 VDDF_2

3k9
PCM_NAND_D6 R360 PCMNANDD7 AT18 PCM_D[7] TS1_D[7] AN6 TS1D7
TS0_D6 40 6 EMMC_D6 J5 DAT6 VDDF_3 N5 100n
PCM_NAND_D7 6 NC6 I/O6 43 75R TS1_CLK AL7 TS1CLK
4k7 TS0_D7 41 7 NAND_AD6 EMMC_D7 J6 DAT7 C1590 10V
3V3_VCC PCM_CE R359 PCMA0 AU10 PCM_A[0] TS1_VALID AP5 TS1VLD
K2

1
R4 42 8 PCM_A10 7 42 VDDI AT14 AP6
NAND_RBZ RB I/O5 75R NAND_AD5 PCMA1 PCM_A[1] TS1_SYNC TS1SYNC
4k7 43 9 PCM_OE AR10
R358 A4 R10 BALL_K2 PCMA2 PCM_A[2]
PCM_IORD R3 44 10 PCM_A11 CI_PWR 8 41 NC_0 VSS_0 AT19 AP10 TS0D0
NAND_REZ R I/O4 75R NAND_AD4 A6 U8 PCMA3 PCM_A[3] TS0_D[0]
PCM_IOWR 45 11 PCM_A9 NC_1 VSS_1 AR18 AN10 TS0D1
A9 M7 PCMA4 PCM_A[4] TS0_D[1]
3V3_VCC 4k7 TS1_SYNC 46 12 PCM_A8 9 40 NC_2 VSS_2 AU19 AM8 TS0D2
E NC25 PCMA5 PCM_A[5] TS0_D[2]

4k7
NAND_CEZ A11 AA6

R6
R2 TS1_D0 47 13 PCM_A13 NC_3 VSS_3 AT11 AM10 TS0D3
S3 B2 P5 PCMA6 PCM_A[6] TS0_D[3]
3V3_VCC 4k7 TS1_D1 48 14 PCM_A14 10 39 NC_4 VSS_4 AT12 AM11 TS0D4
PCM_IRQA NC7 NC24 B13 Y5 PCMA7 PCM_A[7] TS0_D[4]
R1 TS1_D2 49 15 PCM_WE NC_5 VSS_5 AT20 AM12 TS0D5
NC D1 K4 PCMA8 PCM_A[8] TS0_D[5]
TS1_D3 50 16 NAND_CEZ1 11 38 NC_6 VSS_6 AU14 AN8 TS0D6
NC8 NC23 D14 Y2 PCMA9 PCM_A[9] TS0_D[6]
to CI CI_PWR 51
52
17
18
CI_PWR
12
U31 37
AE1
NC_7
NC_8
VSS_7
VSS_8 AA4 PCMA10 AU16
AR20
PCM_A[10]
3
TS0_D[7] AM9
AN11
TS0D7
TS0CLK
TS1_CLK 3V3_NAND VDD1 VDD2 3V3_NAND AE14 PCMA11 PCM_A[11] TS0_CLK
TS1_D4 53 19 TS1_VLD NC_9 AR12 AN9 TS0VLD
NAND128-A AG2 P3 PCMA12 PCM_A[12] TS0_VALID
TS1_D5 54 20 13 VSS1 VSS2 36
AG13
NC_10 NC_73
P10 PCMA13 AU13 PCM_A[13] U1 TS0_SYNC AP9 TS0SYNC
B TS1_D6 55 21 PCM_A12 R365 AH4
NC_11 NC_74
P12 PCMA14 AR19 PCM_A[14] B
TS1_D7 56 22 PCM_A7 14 NC9 NC22 35 75R NF_DQS AH6
NC_12 NC_75
P13
MSD95C0H TS2_D[0] AM14 TS2D0
TS0_CLK 57 23 PCM_A6 NC_13 NC_76 AU20 AP15
AH9 P14 PCMIRQA PCM_IRQA_N TS2_D[1]
PCM_RST 58 24 PCM_A5 15 34 NC_14 NC_77 AT21 AN12
NC10 NC21 AH11 R1 PCMOE PCM_OE_N TS2_D[2]
PCM_WAIT 59 25 PCM_A4 NC_15 NC_78 AR15 AN15
EMMC_D4 H1 R2 PCMIORD PCM_IORD_N TS2_D[3]
60 26 PCM_A3 16 33 NC_16 NC_79 AU17 AN14
NAND_CLE CL NC20 H2 R3 PCMCE PCM_CE_N TS2_D[4]
PCM_REG 61 27 PCM_A2 S4 NC_17 NC_80 S20 EMMC_DS AR11 AM16
R364 PCMWE PCM_WE_N TS2_D[5]
4k7

H6 R5
R5

TS0_VLD
TS0_SYNC
62
63
28
29
PCM_A1
PCM_A0
NAND_ALE
17 AL I/O3 32 75R NAND_AD3 S19 H7
NC_18
NC_19
NC_81
NC_82 R12 PCM_CD1
AR17
AU11
PCM_CD_N TS2_D[6] AN13
AM15
DEMOD 1
R363 H8 R13 PCMRST PCM_RESET TS2_D[7]
TS0_D0 64 30 PCM_NAND_D0 18 31 NC_20 NC_83 AR14 AP13 TS2CLK
CI_PWR NAND_WEZ W I/O2 75R NAND_AD2 H9 R14 PCMREG PCM_REG_N TS2_CLK
TS0_D1 65 31 PCM_NAND_D1 NC_21 NC_84 AT15 AP12 TS2VLD
R362 H10 T1 PCMIOWR PCM_IOWR_N TS2_VALID
TS0_D2 66 32 PCM_NAND_D2 19 30 NC_22 NC_85 AT10 AM13 TS2SYNC
NAND_WPZ WP I/O1 75R NAND_AD1 H11 T2 PCMWAIT PCM_WAIT_N TS2_SYNC
PCM_CD2 67 33 4k7 CI_PWR NC_23 NC_86
R361 H12 T3
68 34 R7 20 29 NC_24 NC_87 S5
NC11 I/O0 75R NAND_AD0 H13 T5
NC_25 NC_88 AM18
R383

TS3_D[0] TS3D0
10k

H14 NC_26 NC_89 T12


21 NC12 NC19 28 NAND_ALE D7 NAND_ALE TS3_D[1] AP16
J1 NC_27 NC_90 T13
NAND_WPZ F7 NAND_WPZ TS3_D[2] AM19
J7 NC_28 NC_91 T14
22 NC13 NC18 27 NAND_CEZ G7 NAND_CEZ/EMMC_CMD TS3_D[3] AN18
J8 U1
3V3_VCC NC_29 U22 NC_92 E6 AP19
C 23 NC14 NC17 26
J9
J10
NC_30
KLMBG4WE4A-A001
NC_93 U2
U3
NAND_CLE
NAND_REZ F8
NAND_CLE
NAND_REZ/EMMC_CLK
TS3_D[4]
TS3_D[5] AN20 DEMOD 2 C
NC_31 NC_94 S21 EMMC_RST E7 AP18
J11 U5 NAND_WEZ NAND_WEZ TS3_D[6]
24 25 NC_32 NC_95 E8 AN19
NC15 NC16 J12 U6 NAND_RBZ NAND_RBZ/EMMC_RSTN TS3_D[7]
R830 R827 NC_33 NC_96 D6 AN17 TS3CLK
J13 U7 NAND_CEZ1 NAND_CEZ1 TS3_CLK
33R 33R NC_34 NC_97 D8 AM17 TS3VLD
1 8 1 8 J14 U10 NF_DQS NAND_DQS TS3_VALID
TS0SYNC R1 TS0_SYNC TS0D3 R1 TS0_D3 NC_35 NC_98 AN16 TS3SYNC
K1 U12 TS3_SYNC
EMMC_D3 NC_36 NC_99
2 R2 7 TS0_D0 2 R2 7 TS0_D4 EMMC_D5 K3 NC_37 NC_100 U13
TS0D0 TS0D4 NAND_AD0 A6 NAND_AD0/EMMC_D6
S6 EMMC_D6 K5 NC_38 NC_101 U14
EMMC_CLK NAND_REZ NAND_AD1 C6 NAND_AD1/EMMC_D7 DIGITAL1_IF_P
3 R3 6 TS0_D1 3 R3 6 TS0_D5 S7 EMMC_D7 K7 NC_39 NC_102 V1 16V100n S1
TS0D1 TS0D5 EMMC_CMD NAND_CEZ NAND_AD2 A7 NAND_AD2/EMMC_D2
S8 K8 V2
EMMC_D0 NC_40 NC_103
NAND_AD3 B7 NAND_AD3/EMMC_D1 VIFP AP1C1262
4 R4 5 TS0_D2 4 R4 5 TS0_D6 S9 NAND_AD4 K9 NC_41 NC_104 V3 S2
TS0D2 TS0D6 EMMC_D1 NAND_AD4 C7 NAND_AD4/EMMC_D0 VIFM AP2 16V100n
S10 NAND_AD3 K10 NC_42 NC_105 V12 C1263
R828 R829 R831 EMMC_D2 NAND_AD5 B8 NAND_AD5/EMMC_D3 DIGITAL1_IF_N
33R 33R 33R S11 NAND_AD2 K11 NC_43 NC_106 V13
EMMC_D3 NAND_AD6 C8 NAND_AD6/EMMC_D4 SIFP AN2
1 8 TS0_D7 1 8 TS1_D2 1 8 TS1_D5 S12 NAND_AD5 K12 NC_44 NC_107 V14
TS0D7 R1 TS1D2 R1 TS1D5 R1 EMMC_D4 NAND_AD7 B9 NAND_AD7/EMMC_D5 SIFM AN1
S13 NAND_AD6 K13 NC_45 NC_108 W1
2 R2 7 2 R2 7 2 R2 7 EMMC_D5 NAND_AD7 K14 W2
TS1SYNC TS1_SYNC TS1D3 TS1_D3 TS0VLD TS0_VLD S14 NC_46 NC_109 AP3
EMMC_D6 NAND_AD0 L1 W3 IFAGC IF_AGC_T_D1
S15 BALL_K2 NC_47 NC_110
3 R3 6 3 R3 6 3 R3 6 EMMC_D7 NAND_AD1 L2 W7
TS1D0 TS1_D0 TS1D4 TS1_D4 TS1D7 TS1_D7 S16 NC_48 NC_111 AM4
EMMC_RST NAND_RBZ L3 W8 PCMCD2 PCM2_CD_N
D EMMC_D5 NC_49 NC_112 AP4 AR2 D
R195
R196
R197
R198
R200
R199
R201
R202
R203
R204
4 R4 5 4 R4 5 4 R4 5 L4 W9 PCM2_CE_N GPIO162 10k 3V3_VCC
TS1D1 TS1_D1 TS1VLD TS1_VLD TS1D6 TS1_D6 EMMC_DS S17 NC_50 NC_113 AL5 AM2
NF_DQS L12 W10 PCM2_IRQA_N GPIO163 R386
NC_51 NC_114 AN4 AK5
PCM2_WAIT_N GPIO164
47k
47k
47k
47k
47k
47k
47k
47k
47k
47k
10k L13 NC_52 NC_115 W11 DTV_SCL
R292 AL4 PCM2_RESET GPIO165 AK6
R388 L14 NC_53 NC_116 W12 DTV_SDA
PCMCD2 33R PCM_CD2 M1 W13 3V3_VCC
NC_54 NC_117 10k
M2 NC_55 NC_118 W14 R387
R819 VCC_EMMC_IO M3 Y1
NC_56 NC_119
R826 33R M5 Y3

BSH103
1 8 NC_57 NC_121

TP1
33R PCMA6 R1 PCM_A6 M8 Y6
1 8 NC_58 NC_124

Q89
PCMNANDD2 R1 PCM_NAND_D2 3V3_VCC 3V3_NAND M9 Y7
F216 220R TP243 NC_59 NC_125
100n 10V

2 R2 7 PCM_A7
C2225

PCMA7 TP244 M10 NC_60 NC_126 Y8 F30


6V3

2 R2 7
22u

PCM_NAND_D1
C1583

C1584

PCMNANDD1 M12 Y9

C1585
NC_61 NC_127 5V_VCC
100n

10V

3 R3 6 CI_PWR

100n
2

3
PCMIRQA PCM_IRQA M13 Y10 60R

10V
NC_62 NC_128

C2234
3 R3 6 PCM_NAND_D0 C2030 C1587 C1586

6V3
220u
PCMNANDD0 M14 NC_63 NC_129 Y11 10u
2 2

100n 100n

1
4 R4 5 PCM_A12
PCMA12 N14 Y12 10V
1 1

1
4 R4 5 NC_70 NC_130 10V 10V
PCMA0 PCM_A0 N13 Y13
NC_69 NC_131
3V3_VCC VCC_EMMC_IO N12 Y14
F217 220R NC_68 NC_132
100n 10V
C2226

R825 R820 N10 NC_67 NC_133 AA1


6V3
22u

33R 33R
C1592

C1591

N3 AA2
E NC_66 NC_134 E
100n

10V

1 8 PCM_NAND_D6 1 8 PCM_WE 1V8_VCC_EMMC R194 R193


PCMNANDD6 R1 PCMWE R1 N2 NC_65 NC_139 AA7 12V_VCC 1 2 1 2
47k 47k
N1 AA8

NC_142
NC_143
NC_144
NC_145
NC_146
2 R2 7 2 R2 7 F218 220R NC_64 NC_140
PCMNANDD5 PCM_NAND_D5 PCMA14 PCM_A14 P2 AA9
NC_72 NC_141 R385
P1 NC_71 CI_PWR_CTRL 1 2 Q94
3 R3 6 PCM_NAND_D4 3 R3 6 PCM_A13 10k
PCMNANDD4 PCMA13 BC847B

AA10
AA11
AA12
AA13
AA14
4 R4 5 PCM_NAND_D3 4 R4 5 PCM_A8

4k7
PCMNANDD3 PCMA8

R8
R824 R821

10p 50V

10p 50V
33R 33R

C1199

C2388
1 8 PCM_A1 1 8 PCM_A9
PCMA1 R1 PCMA9 R1
to G6 to CI

3V3_VCC
2 R2 7 PCM_A2 2 R2 7 PCM_IOWR R293
PCMA2 PCMIOWR 2
C1588 2
C1589
100n 100n TS0CLK 33R TS0_CLK
PCMA3
3 R3 6 PCM_A3 PCMA11
3 R3 6 PCM_A11 Close to SOC 1

10V Close to SOC 1

10V
R832 R833
33R 33R R294
4 R4 5 4 R4 5 1 8 1 8

10p 50V
PCMREG PCM_REG PCMOE PCM_OE TS_CLK_D1 R1 TS2CLK TS_CLK_D2 R1 TS3CLK U50 TS1CLK 33R TS1_CLK

C2389
LM1117 C1200
2 R2 7 2 R2 7 3V3_VCC F32 TP242
TS_SYNC_D1 TS2SYNC TS_SYNC_D2 TS3SYNC 3 IN
R823 R822 OUT 2
1 2

F 33R 33R 1V8_VCC_EMMC F

C2227
60R 10p 50V
C1494

PCMWAIT 1 8 1 8 PCM_IORD 3 R3 6 TS2VLD 3 R3 6 TS3VLD ADJ VOUT

2
6V3

6V3
R1 PCM_WAIT PCMIORD R1 TS_VLD_D1 TS_VLD_D2
10u

22u
R222
100R
1 4
2 R2 7 PCM_A4 2 R2 7 PCM_A10 4 R4 5 TS2D0 4 R4 5 TS3D0
PCMA4 PCMA10 TS_D0_D1 TS_D0_D2 10u

PCMA5
3 R3 6 PCM_A5 PCMCE
3 R3 6 PCM_CE
DEMOD 1 TS DEMOD 2 TS 6V3
C1495
1 1
R533
47R
2 1
S18 2
VESTEL PROJECT NAME : 17mb100-r1 A3
4 R4 5 4 R4 5 SCH NAME :1 T. SHT:1
PCMRST PCM_RST PCMNANDD7 PCM_NAND_D7
DRAWN BY :<YOUR NAME HERE> 13-11-2014_09:49
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

220u
R135

100n
6V3

16V
1 2
10R USB1_DN
C1239
11
C2235 R134
1 2
10R USB1_DP
1 A16 AB36
G2

VBUS USB_1_VCC PWM0 LVSYNC G6_V0N_MFC


TP3 33RR295 C15 PWM1 LCK AC37
1
3D_SYNC_O G6_V1P_MFC
D- 2 1 P1 VDD 8 USB_1_VCC 33RR297 A15 PWM2 LDE AC36
3D_SYNC_I G6_V1N_MFC
33RR298 B15 AB35
A 3
1 TP4
2 P2
D37 3D_SYNC TP27
PWM3 LHSYNC G6_V0P_MFC A
GND 7 C14
1
D+ BACKLIGHT_DIM PWM4
TP25 3V3_VCC 4k7 E4 PWM_PM LVB0N AD37
1
AZ1065-06Q LED3 G6_V2N_MFC/V0N/LA0N
GND1 4 3 P3 P6 6 R45 3V3_STBY 4k7 LVB0P AD36
R12 G6_V2P_MFC/V0P/LA0P
H6 AD35
CN49

1 TP5 ESD KEYBOARD SAR0 LVB1N G6_V3N_MFC/V1N/LA1N


SSRX- 5 4 P4 P5 5 SC_PIN8 J6 SAR1 LVB1P AE36
G6_V3P_MFC/V1P/LA1P
1 TP6 G5 SAR2 LVB2N AF36 G6_V4N_MFC/V2N/LA2N
SSRX+ 6 HDMI1_R_DET_5V J5 SAR3 LVB2P AF37 G6_V4P_MFC/V2P/LA2P
USB1_RXN D1 AF35
1 TP7 S24 POWER_SENSE POWER_SENSE LVBCLKN G6_V5N_MFC/V3N/LACLKN
GND2 7 LVBCLKP AG37
USB1_RXP G6_V5P_MFC/V3P/LACLKP
AG35
USB

1 TP8 S25 LVB3N G6_V6N_MFC/V4N/LA3N


8 C1596 100n D2 AH36
SSTX- 10V USB1_TXN SPI_CLK SPI_CK LVB3P G6_V6P_MFC/V4P/LA3P
TP9 SPI_DI D3 SPI_DI LVB4N AH35
1
G6_V7N_MFC/V5N/LA4N
9 C1595 100n E2 AJ36
G1

SSTX+ USB1_TXP SPI_DO SPI_DO LVB4P G6_V7P_MFC/V5P/LA4P


10V F1
1 TP10 SPI_CZ
E3 AJ35
10

SPI_CS_1 GPIO19(SPI_CZ1) LVA0N G6_OSD0N/V6N/LB0N


F2 AK37
C2031

C2032
HDMI0_R_DET_5V GPIO23(SPI_CZ2) LVA0P G6_OSD0P/V6P/LB0P
4k7 R17 AK36
10V
10u

10V
10u
LVA1N G6_OSD1N/V7N/LB1N
4k7 R18 3V3_STBY 4k7 LVA1P AK35
G6_OSD1P/V7P/LB1P
R43
4k7 R13 AL35
B USB 1 (3.0) USB 2 (3.0) 3V3_VCC
4k7 R14
UART-RX-SC
N5 DDCA_CK/UART0_RX
LVA2N
LVA2P AM36
G6_OSD2N/LB2N
G6_OSD2P/LB2P
1
10k
R8942
3V3_VCC
B
C123716V F134 C123816V F135 4k7 R15 P5 DDCA_DA/UART0_TX LVACLKN AM37
G6_0SD3N/LBCLKN 1
R8952
10k 3V3_VCC
4k7 R16 UART-TX-SC LVACLKP AM35
G6_OSD3P/LBCLKP
330R USB_1_VCC 330R 3V3_STBY 4k7 LVA3N AJ33
100n 100n R44 G6_LB3N/V_LOCK
5V_VCC 1 IN OUT 6 5V_VCC 1 IN OUT 6 C9 GPIO67/UART_TX1 LVA3P AJ34
USB_2_VCC EXT_RESET G6_LB3P/V_HTPD
U2 U3 USB_ENABLE_P1 A10 GPIO68/UART_RX1 LVA4N AJ32
G6_LB4N/OSD_LOCK
2 GND ILIM 5 560R 2 GND ILIM 5 560R NC E9 GPIO69/UART_TX2 LVA4P AJ31
USB_ENABLE_2 USB_ENABLE_P2 ANT_CTRL G6_LB4P/OSD_HTPD
TPS2553-1 R327 TPS2553-1 R328 F9 GPIO70/UART_RX2 R897
R886 S301 ANT_SCP 1 2
3V3_VCC
3 EN FAULT 4 560R 3 EN FAULT 4 560R F10 GPIO71/UART_TX3 10k
USB_ENABLE_1 USB_ENABLE_2 4k7 R8884k7 3V3_VCC TUNER_RST R896
R326 R329 USB_ENABLE_2 G10 GPIO72/UART)_RX3 1 2
3V3_VCC
RESET_DEMOD 10k
S2_RESET
D9 GPIO76/UART_TX4 4k7 R29
R887
Q101 USB_ENABLE_P2 USB_ENABLE_P2 M7 GPIO77/UART_RX4 4k7 R28
4k7
BC848B TX_G6
P6 GPIO94/UART_TX5 4k7 R22
N6 GPIO95/UART_RX5 4k7 R21
220u

R137 4k7 R37 RX_G6


100n
6V3

3V3_VCC
4k7R893 4k7 R20
16V

1 2
10R USB2_DN 3V3_VCC
4k7R892 4
A12 4k7 R19
11

C2236 C1240 R136 USB_ENABLE_P3 GPIO62 3V3_STBY


A13 AD5
1
1
10R
2
USB2_DP LDIM_EN
C12
GPIO63 U1 GPIO13
AD6
AMP_MUTE
33RR296
G2

VBUS USB_2_VCC NC 3D_ENABLE GPIO64 GPIO15 FLASH_WP


C 1 TP15 USB_ENABLE_1 USB_ENABLE_P1 R31 MSD95C0H GPIO16 AE2
PROTECT C
2 1 P1 8 S302 S34 B12 AE3
D- VDD USB_2_VCC R891 4k7 MFC_RESET GPIO65 (PWR_ON/OFF)GPIO17 STBY_ON/OFF_NOT
TP14 USB_ENABLE_1 4k7 R8894k7 3V3_VCC 3V3_VCC R26 PANEL_VCC_ON/OFF C11 GPIO66 GPIO20 AF4
1
D38 TOUCHPAD_SCL
D+ 3 2 P2 GND 7 4k7 B10 GPIO73 GPIO21 AG5
TP26 TOUCHPAD_SDA
1
R890 R23 HP_DETECT C10 GPIO74 GPIO22 AG6
AZ1065-06Q NC
S28 STR_ENABLE
GND1 4 3 P3 P6 6 Q102 4k7 USB_ENABLE_P1 4k7 SUBW_EN B11 GPIO75 GPIO26 AH6
WOWL_ENABLE
BC848B F6 AJ5
CN50

1 TP13 ESD BACKLIGHT_ON/OFF CI_PWR_CTRL GPIO81 GPIO30 WOWL_DET


SSRX- 5 4 P4 P5 5 R25 LNA_CTRL F5 GPIO82 GPIO31 AJ4 VID_1_CORE R982
1 TP16 Q35 4k7 4k7 3V3_STBY
SSRX+ 6 BC848B GPIO14/PM_UART_TX1 K5
USB2_RXN TX_HOTEL
TP12 S23 GPIO18/PM_UART_RX1 L6
1
RX_HOTEL
GND2 7 USB2_RXP 3V3_VCC R977 GPO24/PM_UART_RX0 M5 HDMI2_R_DET_5V
S22
M6
USB

1 TP17 R24 4k7 GPIO25/PM_UART_TX0 HDMI3_R_DET_5V


8 C1593 100n
SSTX- 10V USB2_TXN 3V3_VCC 4k7
K6 4k7 3V3_STBY
1 TP18 3D_EN_PW GPIO88/I2C_SCK0
9 C1594 100n L7 L4 VID_0_CORE R981
G1

SSTX+ USB2_TXP AUX_RESET GPIO89/I2C_SDA0 GPIO9


10V C16 J15
TP11 SYS_SCL DDCR_CK GND_574
4k7R846
1

B16 3V3_STBY
10

SYS_SDA DDCR_DA
4k7 R38
R9
4k7 R39
D 3V3_VCC 4k7
R10 A18 4k7R845 D
TP24 SPI1_DI
B18 4k7 R41
3V3_VCC 4k7 SPI1_CK
TP23 SPI2_DI C17
SPI2_CK B17
GS1
D5 VID0 VSYNC_LIKE C18
VID_0
GS2 D4 VID1 DIM0 D18
VID_1
H4 LED0 DIM1 E18
GS3 LED1
TP21 S26 H5 LED1 DIM2 F18
1
LED2
G2 6

G1 5

GS4 S27 L5 GPIO57 DIM3 E17


GND 4 GS5 PM_LED0
R139 PM_LED1
DP 3 1 2 GS6
10R USB3_DP
CN58
USB

TP19 HP_MUTE
1
GS7
DN 2
1 TP20 F136 GS8
6 IO4 IO1 1 PL1 PL5

TP28
7 G3

8 G4

VCC 1 GS9
C2034 330R
C2033 U29
1

10u 10u USB_3_VCC 5 VDD GND 2 GS10


TP22

E 10V 10V AZ099-04S GS11 E


USB_3_VCC 4 IO3 IO2 3 PL2 PL4

R138
1 2
10R USB3_DN
PL3 PL6
SUBW_EN
C2035

USB 3 (2.0) NC INT: WIFI&BT


10V
10u

C2251

USB_ENABLE_3 USB_ENABLE_P3
S33
10u
16V

R36 3V3_WOWL

R33
4k7
R8664k7 F220 220R
USB_ENABLE_3 4k7 3V3_VCC

S32
C124116V F137 CN59 NC
R35 TP34 3V3_VCC
Q37 USB_ENABLE_P3 USB_BT_DP F221 220R
330R 4k7 1 2
100n BC848B R34
1 IN TP29
5V_VCC OUT 6 USB_3_VCC USB_BT_DN 4k7 3V3_VCC
3 4 S31
U4
BC848B
Q36

2 GND WOWL_DET R389 TP33 3D_SYNC_I


ILIM 5 560R 2 1
S30 SUBWOOFER_EN
3V3_WOWL 10k 5 6 3D_SYNC_O
TPS2553-1 R331
F USB_ENABLE_3
3 EN FAULT 4 560R
TP31 TP32
USB_WIFI_DN
TP30 F
7 8
R330
USB_WIFI_DP 9 10
TP35
F219 220R
3V3_VCC
VESTEL PROJECT NAME : 17mb100-r1 A3
SCH NAME :11 T. SHT:
DRAWN BY :<YOUR NAME HERE> 17-03-2015_13:33
11 1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

HDMI 4 (MHL) HDMI0_RX0N T2 AG2 C1443


SAV_L_IN

CN44 CN47
HDMI 1 HDMI0_RX0P
HDMI0_RX1N
T3
U2
RXA0N
RXA0P
RXA1N
LINEIN_L0
LINEIN_R0
LINEIN_L1
AG1
AG3
2u2 6V3 C1444
C1445 2u2 6V3
SAV_R_IN
SC_AUD_L_IN
F226 F234 HDMI0_5V 2u2 6V3 C1442
1 4
FR1
1
HDMI0_RX2P 1 4
FR1
1
HDMI2_RX2P HDMI0_RX1P U3 RXA1P LINEIN_R1 AH1 SC_AUD_R_IN
4 1 4 1
R1 R1 V2 AH2 2u2 6V3

90R

90R
A 2 3
0R
2 2 3
0R
2 HDMI0_HPDIN R128 HDMI0_RX2N RXA2N LINEIN_L2 A
MHL_DETECT 3 R2 2 3 R2 2 HDMI0_RX2P V1 AH3
3 F225 FR2 HDMI0_RX2N 3 F233 FR2 HDMI2_RX2N 1k RXA2P LINEIN_R2
R1011 R1019 R3 AJ2 C1446
4 4
4 FR1
1
1 HDMI0_RX1P 4 4
4 FR1
1
1 HDMI2_RX1P HDMI0_CLKN RXACKN LINEIN_L3 YPBPR_L
R1 R1 T1 AJ3 2u2 6V3 C1447

90R

90R
5 0R 5 0R HDMI0_CLKP RXACKP LINEIN_R3 YPBPR_R

R289
3 2 3 2
R2 R2

1k2
W1 2u2 6V3
6 3
FR2 2
F227 HDMI0_RX1N 6 3
FR2 2
F235 HDMI2_RX1N HDMI0_SCL DDCDA_CK
R1010 R1018 WO/MHL W2 AK3
7 4
4 FR1
1
1 HDMI0_RX0P 7 4
4 FR1
1
1 HDMI2_RX0P 3
HDMI0_SDA DDCDA_DA LINEOUT_L0 DSP_SC_L_OUT
R1 R1 V3 AL1

90R

90R
8 3
0R
2 8 3
0R
2 R129 HOTPLUGA LINEOUT_R0 DSP_SC_R_OUT
3 R2 2 3 R2 2 Q57 2 W3 AL2
9 F228 FR2 HDMI0_RX0N 9 F236 FR2 HDMI2_RX0N 1k GPIO92 LINEOUT_L2 DSP_SUB_L_OUT
4 1 R1012 4 1 R1020 BC848B W/MHL AL3
10 4 FR1 1 HDMI0_CLKP 10 4 FR1 1 HDMI2_CLKP R300 LINEOUT_R2 DSP_SUB_R_OUT
R1 R1 N2
90R

90R
1
11 3
0R
2 CMF/0R option 11 3
0R
2 CMF/0R option 33R HDMI1_RX0N RXB0N AUVRM

C1408
3 R2 2 3 R2 2 HDMI1_RX0P N3 AF2 AUVAG
12 FR2 HDMI0_CLKN 12 FR2 HDMI2_CLKN HDMI0_HPDIN RXB0P EARPHONE_OUTL HP_OUT_L_MSTAR

C1256

100n 16V
P2 AF3

10u 16V
13 R1013 CEC 13 R1021 CEC HDMI1_RX1N RXB1N EARPHONE_OUTR HP_OUT_R_MSTAR
HDMI1_5V P3
14 R146 14 R170 HDMI1_RX1P RXB1P 2 C1208
15 1 2
15 1 2
HDMI1_HPDIN R123 HDMI1_RX2N R2 RXB2N ARC0 Y6 HDMI1_ARC
10R HDMI0_SCL 10R HDMI2_SCL
16 1
10R 2
HDMI0_SDA 16 1
10R 2
HDMI2_SDA 1k HDMI1_RX2P R1 RXB2P U1 S139 1u 6V3
M3

220R
17 R149 R147
W/MHL
17 R169 HDMI1_CLKN
N1
RXBCKN MSD95C0H AK2
18 10R 2
AVDD5_MHL 18 HDMI2_5V HDMI1_CLKP RXBCKP AUVAG AUVAG

R286
1

1k2
19 10R 19 10R HDMI1_SCL V5 DDCDB_CK AUVRM AK1 AUVRM
1 2 HDMI0_HPDIN 1 2 HDMI2_HPDIN
R140 R176 HDMI1_SDA V6 DDCDB_DA

F101
3
2

2
U4
B R122 HOTPLUGB B
R205

R207

R206

R215

R214

R216
47k

47k

47k

47k

47k

47k
HDMI0_5V

Q54 2
1k E5 GPIO90
WO/MHL BC848B I2S_IN_BCK C13 TP327
1 G2 B14
1

1
HDMI2_RX0N RXC0N I2S_IN_SD TP328
G3 RXC0P I2S_IN_WS B13 TP329
HDMI2_RX0P
HDMI2_5V H2 RXC1N
HDMI2_RX1N
H3 RXC1P I2S_OUT_BCK F16 22RR353
HDMI2_RX1P I2S_OUT_BCK
CN46 HDMI 3 (ARC) F231
CN45 HDMI 2 F238 HDMI2_HPDIN
R124
1k
HDMI2_RX2N
HDMI2_RX2P
J2
J1
RXC2N
RXC2P
I2S_OUT_MCK
I2S_OUT_WS
F15
E16
22RR354
22RR355
I2S_OUT_MCK
I2S_OUT_WS
1 4 1
HDMI1_RX2P 1 4 1
HDMI3_RX2P F3 RXCCKN I2S_OUT_SD D16 22RR356
4 FR1
R1 1 4 FR1
R1 1 HDMI2_CLKN I2S_OUT_SD
G1 E15
90R

90R

50V 22p

50V 22p

50V 22p

50V 22p
2 2 RXCCKP I2S_OUT_SD1

C1436

C1437

C1438

C1439
0R 0R HDMI2_CLKP

R287
3 2 3 2
R2 R2

1k2
3 3
FR2 2
HDMI1_RX2N 3 3
FR2 2
HDMI3_RX2N R5 DDCDC_CK I2S_OUT_SD2 D15
F232 F237 HDMI2_SCL
4 4
FR1
1 R1016 HDMI1_RX1P 4 4
FR1
1 R1023 HDMI3_RX1P HDMI2_SDA R6 DDCDC_DA I2S_OUT_SD3 E14
4 1 4 1 3
R1 R1 P4
90R

90R
5 0R 5 0R R125 R243 HOTPLUGC
3
R2 2 3
R2 2
Q55 2 T6 AJ6 S140
6 3
FR2 2
F230 HDMI1_RX1N 6 3
FR2 2
F239 HDMI3_RX1N 1k HDMI_CEC 100R CEC2 GPIO27 MHL_DETECT
7 R1017 4 1
HDMI1_RX0P 7 R1022 4 1
HDMI3_RX0P BC848B GPIO28 AH5 MHL_EN

C1211
4 FR1 1 4 FR1 1
R1 R1

16V 47n
K2 AH4
90R

90R
1
8 0R 8 0R HDMI3_RX0N RXD0N GPIO29

R290
300k
3 2 3 2
3 R2 2 3 R2 2 K3
9 F229 FR2 HDMI1_RX0N 9 F240 FR2 HDMI3_RX0N HDMI3_RX0P RXD0P 0R WO/MHL
10 4 1 R1015 HDMI1_CLKP 10 4 1 R1024 HDMI3_CLKP HDMI3_5V L2 RXD1N SPDIF_IN F14 TP330
4 FR1
R1 1 4 FR1
R1 1 HDMI3_RX1N
L3 G14
90R

90R
C 11 3
3
0R
R2 2
2
CMF/0R option 11 3
3
0R
R2 2
2
CMF/0R option HDMI3_RX1P
M2
RXD1P SPDIF_OUT SPDIF_OUT C
12 FR2 HDMI1_CLKN 12 FR2 HDMI3_CLKN R126 HDMI3_RX2N RXD2N
13 R1014 CEC 13 R1025 CEC HDMI3_HPDIN 1k M1 RXD2P
HDMI3_RX2P
14 HDMI1_ARC 14 J3 RXDCKN
R165 R152 HDMI3_CLKN
15 1 2
15 1 2 K1 RXDCKP
10R HDMI1_SCL 10R HDMI3_SCL HDMI3_CLKP

R288
1k2
16 10R 16 10R T5 DDCDD_CK
1
2
HDMI1_SDA 1
2
HDMI3_SDA HDMI3_SCL
17 R166 17 R151 HDMI3_SDA T4 DDCDD_DA
3

18 18 R127 U6 HOTPLUGD
HDMI1_5V HDMI3_5V
19 10R 19 10R Q56 2
1k U5 CEC3
1 2 HDMI1_HPDIN 1 2 HDMI3_HPDIN
R159 R158 BC848B
2

2
1
R212

R213

R211

R209

R208

R210
47k

47k

47k

47k

47k

47k
1

1
IC Configuration Selection C1462
3V3_STBY 3V3_STBY 3V3_STBY 3V3_STBY
MHL (hdmi 1)
2 1

C125216V TP151
D HDM2.0 TX 5V DETECT SPDIF_OUT_COAXIAL
220p
S145 50V S144 2 D
HDMI0_5V

HDMI1_5V

HDMI2_5V

HDMI3_5V

F100 100n TP161 S143

1
5V_VCC 1 IN OUT 6 3
HDMI0_5V JK6

4k7
R79

4k7
R77

4k7
R72

4k7
R74
1
60R U5 NC NC NC
HDMI0_R_DET_5V

HDMI1_R_DET_5V

HDMI2_R_DET_5V

HDMI3_R_DET_5V

2 GND ILIM 5 560R TP150


SPDIF OUT INTERFACE

PM_LED1

PM_LED0
SPI_DI
TPS2553-1 R333

LED3
S371 3 EN FAULT 4
1 2

MHL_EN 560R
10k R332

1
1 VIN
R839

R840

R841

R842

R985
1k8

1k8

1k8

1k8

4k7
R78

4k7
R76

4k7
R73

4k7
R75
NC TP152

FB1
2 VCC
5V_SPDIF
3 GND
CEC LEAKAGE PROTECT

C1929

C5V6
10V
100n

D2
CEC TP153
R526

R527

R528

R529
3k3

3k3

3k3

3k3

F145

S142
Q76 5V_VCC 5V_SPDIF
1
S149 2 2N7002 330R C2083
5V_STBY

5V_SPDIF
10u
E HDMI_CEC
POP NOISE CIRCUIT Layoutta ust ustte yerlestirilecek... 10V E
S262

1N4148
1 2
CEC HDMI_CEC 3V3_VCC
3V3_STBY

R453
S148

D33

10k
3V3_VCC

1 2

NC
VDD_AMP

1
S146 2
16V
12V_VCC

2
100u

1N4148

R452
S147

D32

10k

4k7
R67
1 2

1N4148 5V_VCC 2 1

MSTAR SPI FLASH D34


TP158

C2229 SPDIF_OUT

2
C1927

1
3V3_STBY NC NC R244

R451
2

10k
3V3_STBY
2
100R
1 Q59 R130
R738

R448

R447

2 1
15k

10k

10k

C1931 BC848B 2 1

C1461
1k
TP157

100n

2
220p
50V
1
10V
R69
4k7

4k7
R66
100n 10V C1928
1

2
C2224
U26 BC858B 2
S141
1 2 1

1
R303 Q78 100n SPDIF_OUT_COAXIAL
33R
MX25L512 22u 6V3 AMP_EN
SPI_CS_1 R445 10V

2
R304 1 CS# VCC 8 R68 NC 10k Q58

R449

R980
2

10k

10k
33R 2 SO HOLD# 7 4k7 R301 C1930 BC848B
SPI_DO R450
R737

AMP_MUTE
3k9

3 6 Q61
F 4
WP# SCLK
5
33R SPI_CLK R446
Q60
100n
BC848B
2
10k
1

1
F

1
1 2
TP156 GND SI TP159 10k 10V
2

BC848B
1

TP155
R746
100k

R305 TP154 R302


FLASH_WP 33R 33R SPI_DI AMP_MUTE
VESTEL PROJECT NAME : 17mb100-r1 A3
1

R70 R71 TP160


3V3_STBY 4k7 4k7 SCH NAME :3 T. SHT:3
DRAWN BY :<YOUR NAME HERE> 17-03-2015_13:26
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

F168 Near to VIA2 VBYONE OPTIONS


V0N/LA0N TX_V0N/LA0N
G6_V2N_MFC/V0N/LA0N
S315
V0N/LA0N
MFC BYPASS S328
V0P/LA0P 1k
1k
TX_V0P/LA0P
V6N/LB0N
F183
TX_V6N/LB0N
G6_V2P_MFC/V0P/LA0P V0P/LA0P G6_OSD0N/V6N/LB0N V6N/LB0N F169 V6P/LB0P 1k TX_V6P/LB0P TP248
S316 F171 1k S52 S47
G6_OSD0P/V6P/LB0P V6P/LB0P 3D_EN OP_PIN_N2
BACKLIGHT_ON/OFF OP_PIN28
S327 V1N/LA1N TX_V1N/LA1N F182
S318 1k F180 S50 R668
V1P/LA1P TX_V1P/LA1P PANEL_VCC OP_PIN28
G6_V3N_MFC/V1N/LA1N V1N/LA1N S330 1k V7N/LB1N TX_V7N/LB1N 33k
A G6_V3P_MFC/V1P/LA1P V1P/LA1P G6_OSD1N/V7N/LB1N V7N/LB1N F170 V7P/LB1P 1k TX_V7P/LB1P S53 R401 A
S317 F175 1k 3D_EN
G6_OSD1P/V7P/LB1P V7P/LB1P 10k
S329 V2N/LA2N TX_V2N/LA2N F181
S319 1k F184 R675 R402
V2N/LA2N V2P/LA2P TX_V2P/LA2P PANEL_VCC OP_PIN_N3 3V3_VCC
G6_V4N_MFC/V2N/LA2N S331 1k LB2N TX_LB2N 33k 10k
G6_V4P_MFC/V2P/LA2P V2P/LA2P G6_OSD2N/LB2N LB2N F174 LB2P 1k TX_LB2P
WO/MFC W/LVDS R408
S320 F172 1k
G6_OSD2P/LB2P LB2P F185 10k R663
S332 V3N/LACLKN TX_V3N/LACLKN PANEL_VCC OP_PIN29
S322 1k F187 R674 33k
V3P/LACLKP TX_V3P/LACLKP PANEL_VCC OP_PIN_N4
G6_V5N_MFC/V3N/LACLKN V3N/LACLKN S334 1k LBCLKN TX_LBCLKN 33k R395
G6_V5P_MFC/V3P/LACLKP V3P/LACLKPG6_0SD3N/LBCLKN LBCLKN F173 LBCLKP 1k TX_LBCLKP
WO/MFC W/LVDS R409 10k
S321 F176 1k
G6_OSD3P/LBCLKP LBCLKP F186 10k S40
S333 V4N/LA3N TX_V4N/LA3N 3D_SYNC
S323 1k F191 TP267
V4P/LA3P TX_V4P/LA3P S384 S51
G6_V6N_MFC/V4N/LA3N V4N/LA3N S335 1k LB3N/LOCK TX_LB3N/LOCKWO/MFC W/Vby1 3D_SYNC 3D_SYNC_I 3D_SYNC_I
G6_V6P_MFC/V4P/LA3P V4P/LA3P G6_LB3N/V_LOCK LB3N/LOCK F177 LB3P/HTPD 1k TX_LB3P/HTPDWO/MFC W/LVDS S44 S55
S324 F179 1k 3D_SYNC 3D_SYNC_I S54
G6_LB3P/V_HTPD LB3P/HTPD 3D_SYNC_O
S336 V5N/LA4N TX_V5N/LA4N F190 S45
S326 LOCK / HTPD V5P/LA4P 1k TX_V5P/LA4P
F188 3D_EN R978
G6_V7N_MFC/V5N/LA4N V5N/LA4N S338 1k LB4N TX_LB4N PAN_SCL 100R
1k WO/MFC W/LVDS R666
G6_V7P_MFC/V5P/LA4P V5P/LA4P G6_LB4N/OSD_LOCK LB4N F178 LB4P TX_LB4P PANEL_VCC S35
S325 1k 33k 3D_EN
G6_LB4P/OSD_HTPD LB4P
S337 F189 R400
B
Near to VIA1
Ferrite for LVDS / 100n for VByOne 10k OP_PIN33
PANEL_VCC
R658
33k OP_PIN35 B
S46 R390
PAN_SCL 10k
R667
3D_SYNC_O 33k TP247
S43
S257 PAN_SDA OP_PIN34
PAN_SDA
S49 R398
MEGA_DCR_IN PANEL_VCC 10k
R670 R399
PANEL_VCC 33k OP_PIN_N1 10k
R404
10k S37
3D_SYNC_I
S48 R660
MEGA_DCR_OUT PANEL_VCC 33k OP_PIN37
3D_SYNC S36 R392
R659 10k TP261
PANEL_VCC 33k OP_PIN36
R391 R393
C 10k TP262 10k C
R223
PAN_SDA 100R
R224 R661
LDIM_EN 100R PANEL_VCC 33k OP_PIN32
VBYONE 30070519

TX_LFCLKP
TX_LFCLKN
VBYONE 30070520

TX_LF2P
TX_LF2N
TX_LF3P
TX_LF3N
TX_LF4P

TX_LF4N
R664 3D_SYNC S350
60R F197

60R F198

PANEL_VCC 33k OP_PIN30

3D_SYNC_I
S372
S373

TX_V3N/LACLKN
TX_V3P/LACLKP

VBY1_11N/LECLKP
VBY1_11P/LECLKN

3D_SYNC
R396
TX_LB3P/HTPD
TX_LB3N/LOCK

PANEL_VCC

PAN_SDA
S38
TX_V0P/LA0P

TX_V1N/LA1N
TX_V1P/LA1P

TX_V2N/LA2N
TX_V2P/LA2P

TX_V4N/LA3N
TX_V4P/LA3P

TX_V5N/LA4N
TX_V5P/LA4P

TX_V6N/LB0N
TX_V6P/LB0P

TX_V7N/LB1N
TX_V7P/LB1P

VBY1_10N/LE2P
VBY1_10P/LE2N

VBY1_12N/LE3P
VBY1_12P/LE3N

VBY1_13N/LE4P
VBY1_13P/LE4N

VBY1_14N/LF0P
VBY1_14P/LF0N

VBY1_15N/LF1P
VBY1_15P/LF1N
10k
TX_V0N/LA0N

3D_EN

VBY1_8N/LE0P
VBY1_8P/LE0N

VBY1_9N/LE1P
VBY1_9P/LE1N
S39 R665
3D_SYNC_I
PANEL_VCC OP_PIN31
OP_PIN37
OP_PIN36
OP_PIN35
OP_PIN34
OP_PIN33
OP_PIN32
OP_PIN31
OP_PIN30
OP_PIN29
OP_PIN28

33k
F200
F201

F199

OP_PIN_V3
OP_PIN_V2
R397
60R F194

60R F195

60R F196

10k
S345
S347
S351
S352
S353
S346

S363
S364
S365
S366
S367

S368
S369
R678 R677

100R
R227
S349

PANEL_VCC 33k OP_PIN13 PANEL_VCC 33k OP_PIN_V2

S105
S104

S103

S354
R412 R411
10k 10k
S56 R226
D D
CN71

3D_EN PAN_SCL 100R


51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10

CN68
9
8
7
6
5
4
3
2
1

41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
S57

9
8
7
6
5
4
3
2
1
3D_EN
OP_PIN_N2
OP_PIN_N1 S358
OP_PIN_N3 PANEL_VCC PANEL_VCC
S355 R901
TX_LB4N S343 S356 OP_PIN_V3 33k PANEL_VCC
TX_LB4P S344 S359 S357 R900
TX_LB2N S342
10k
TX_LB2P S341
S303
OP_PIN_N4 PAN_SDA
S340
TX_LBCLKN S339
TX_LBCLKP
OLD OPTIONS / NEW OPTIONS
op_pin1 = op_pin31
op_pin2 = op_pin35
op_pin3 = op_pin32
E op_pin4 = op_pin34 E
3V3_VCC 3V3_VCC
op_pin5 = op_pin33
op_pin6 = op_pin28
3V3 W/VBYONE
R418

R599
10k

12k

op_pin7 = op_pin37
R415

R598
10k

12k

W/MFC S61
op_pin8 = op_pin_n1
S62 op_pin9 = op_pin36
BSN20 MFC_LB3P/HTPD
BSN20
TX_LB3P/HTPD
op_pin10 = op_pin30
MFC_LB3N/LOCK
Q85
TX_LB3N/LOCK Q86 op_pin26 = op_pin_n2
op_pin27 = op_pin_29
op_pin42 = op_pin_n3
C1265 C1264
op_pin43 = op_pin_n4
R417

R600

R416

R601
10k

12k

10k

12k

100n 100n
16V 16V
op_pin46 = op_pin_35
F op_pin48 = op_pin_32
F
op_pin49 = op_pin_33
3V3_VCC

3V3_VCC

op_pin51 = op_pin_31
VESTEL PROJECT NAME : 17mb100-r1 A3
SCH NAME :12 T. SHT:12
DRAWN BY :<YOUR NAME HERE> 18-03-2015_08:53
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
1V_VCC_CORE U1 U1 U1
1V_VCC_CORE 1V_VCC_CORE_1 AVDDL_MOD_G6 1V_VCC_CORE MSD95C0H MSD95C0H MSD95C0H

C2245
C2072 C1837C1838C1839C1840C1841C1842C1845

100u
6V3
W23 L10

10u

100n

100n

100n

100n

100n

100n

100n
AVDDL_PREDRV_0 VDDC_25 AE14 AJ21
GND_401 GND_487

C2246
C2073 C1852C1853C1854 Y23 M10 A3 J12 P29 AA26

100u
F71 60R AVDDL_PREDRV_1 VDDC_26 GND_1 8 GND_101 GND_201 GND_301

6V3
AE15 AJ22

10u

100n

100n

100n
W24 N10 GND_402 GND_488 A9 J13 P30 AA30
AVDDL_MOD_0 VDDC_27 AE16 AJ23 GND_2 GND_102 GND_202 GND_302
Y24 N13 GND_403 GND_489 A19 J14 P31 AA31
C1846C1847C1848 C1851C1850C1849C1844C1843 AVDD15_MOD AVDDL_MOD_1 VDDC_28 GND_3 GND_103 GND_203 GND_303
C2387
AE17 AJ24
220u

GND_404 GND_490
6V3

Y25 V14 A22 J16 P34 AA35

100n

100n

100n

100n

100n

100n

100n

100n
AVDD15_MOD_0 VDDC_29 AE18 AJ25 GND_4 GND_104 GND_204 GND_304
Y26 W14 GND_405 GND_491 A25 J17 P37 AB7
A AVDD15_MOD_1 VDDC_30
Y13
AE19 GND_406 GND_492 AJ26
A28
GND_5 GND_105
J18 T27
GND_205 GND_305
AB8 A
AVDDL_USB3 VDDC_31 AE20 AJ27 GND_6 GND_106 GND_206 GND_306
AF14 Y14 GND_407 GND_493 A31 J19 T28 AB9
AVDDL_USB3_0 VDDC_32 AE27 AJ28 GND_7 GND_107 GND_207 GND_307
AF15 AF18 GND_408 GND_494 A34 J20 T29 AB10
AVDDL_USB3_1 VDDC_33 AE28 AJ29 GND_8 GND_108 GND_208 GND_308
AG18 GND_409 GND_495 A36 J21 T30 AB11
VDDC_34 AE29 AJ30 GND_9 GND_109 GND_209 GND_309
1u AH18 GND_410 GND_496 B6 J22 T31 AB12
VDDC_35 AE30 AJ37 GND_10 GND_110 GND_210 GND_310
C1207 N14 GND_411 GND_497 B19 J23 U8 AB13
1V_VCC_CORE F72 DVDD_DDR_C 1V_VCC_CORE AVDDL_MHL3 1V_VCC_CORE DVDD_DDR DVDD_NODIE AE31 AK7 GND_11 GND_111 GND_211 GND_311
GND_412 GND_498 B36 J24 U9 AB14
AE32 AK8 GND_12 GND_112 GND_212 GND_312
220R C1855 F73 220R C1856C1206 F74 220R C1857C1858 R22 GND_413 GND_499 B37 J25 U10 AB15
DVDD_DDR DVDD_DDR_0 AE33 AK9 GND_13 GND_113 GND_213 GND_313
100n

100n

100n

100n
GND_414 GND_500

1u
R24 DVDD_DDR_1 VDDC_0 L11 C2 GND_14 GND_114 J26 U11 GND_214 GND_314 AB16
AE34 GND_415 GND_501 AK10
DVDD_DDR_C AF24 DVDD_DDR_C VDDC_1 L12 C3 GND_15 GND_115 J27 U12 GND_215 GND_315 AB17
AE35 GND_416 GND_502 AK11
P22 DVDD_DDR_RX_A VDDC_2 L13 C19 GND_16 GND_116 J28 U13 GND_216 GND_316 AB18
AF7 GND_417 GND_503 AK12
T24 DVDD_DDR_RX_B VDDC_3 L14 C36 GND_17 GND_117 J29 U14 GND_217 GND_317 AB19
AF8 GND_418 GND_504 AK13
1V_VCC_CORE AVDDL_USB3 1V_VCC_CORE_1 AVDDL_MOD_G6 AF25 DVDD_DDR_RX_C VDDC_4 M11 C37 GND_18 GND_118 J30 U15 GND_218 GND_318 AB20
AF9 GND_419 GND_505 AK14
VDDC_5 M12 D10 GND_19 GND_119 J31 U16 GND_219 GND_319 AB30
F75 220R C1859 F76 220R C1860 AF10 GND_420 GND_506 AK16
VDDC_6 M13 D11 GND_20 GND_120 K7 U17 GND_220 GND_320 AB31
AF11 AK17
100n

100n
V7 M14 GND_421 GND_507 D12 K8 U20 AB32
AVDD_NODIE AVDD_NODIE VDDC_7 AF16 AK18 GND_21 GND_121 GND_221 GND_321
N11 GND_422 GND_508 D13 K9 U21 AB33
VDDC_8 AF17 AK19 GND_22 GND_122 GND_222 GND_322
N12 GND_423 GND_509 D14 K10 U22 AB34
AVDDL_MHL3 VDDC_9 AF27 AK20 GND_23 GND_123 GND_223 GND_323
T14 V12 GND_424 GND_510 D22 K11 U23 AC7
B T13
AVDDL_MHL3_0 VDDC_10
V13
AF28 GND_425 GND_511 AK21
D25
GND_24 GND_124
K12 U24
GND_224 GND_324
AC8 B
1V_VCC_CPU AVDD3P3_MHL3 AVDDL_MHL3_1 VDDC_11 AF29 AK22 GND_25 GND_125 GND_225 GND_325
L8 W12 GND_426 GND_512 D29 K13 U28 AC9
AVDD33_MHL3_0 VDDC_12 AF30 AK23 GND_26 GND_126 GND_226 GND_326
GND_427 GND_513
C2247

C2074 C1875C1874C1873C1872C1871C1870C1867C1866C1868C1869 M8 W13 D32 K14 U29 AC10


100u

AVDD33_MHL3_1 VDDC_13 GND_27 GND_127 GND_227 GND_327


6V3

AF31 AK24
10u

100n

100n

100n

100n

100n

100n

100n

100n

100n

100n
Y12 GND_428 GND_514 D36 K15 U30 AC11
VDDC_14 AF32 AK25 GND_28 GND_128 GND_228 GND_328
AF19 GND_429 GND_515 D37 K16 U31 AC12
VDDC_15 AF33 AK26 GND_29 GND_129 GND_229 GND_329
W7 AF20 GND_430 GND_516 E10 K17 U34 AC13
AVDD33_LAN AVDD33_ETH VDDC_16 AF34 AK27 GND_30 GND_130 GND_230 GND_330
AD7 AG19 GND_431 GND_517 E11 K18 U37 AC14
AVDD_DADC AVDD33_DADC_0 VDDC_17 AG8 AK28 GND_31 GND_131 GND_231 GND_331
AD8 AG20 GND_432 GND_518 E12 K19 V8 AC15
AVDD33_DADC_1 VDDC_18 AG9 AK29 GND_32 GND_132 GND_232 GND_332
Y7 AG21 GND_433 GND_519 E13 K20 V9 AC16
AVDD33_ADC AVDD33_ADC_0 VDDC_19 AG10 AK30 GND_33 GND_133 GND_233 GND_333
Y8 AG22 GND_434 GND_520 E34 K21 V10 AC17
AVDD33_ADC_1 VDDC_20 AG11 AK31 GND_34 GND_134 GND_234 GND_334
AL10 AH19 GND_435 GND_521 E35 K22 V11 AC18
AVDD_USB AVDD33_USB_0 VDDC_21 AG12 AK32 GND_35 GND_135 GND_235 GND_335
AL11 AH20 GND_436 GND_522 E36 K23 V15 AC19
AVDD33_USB_1 7 VDDC_22 AG13 AK33 GND_36 GND_136 GND_236 GND_336
AH14 AH21 GND_437 GND_523 F11 K24 V16 AC20
AVDD_NODIE AVDD_USB3 AVDD33_USB3_0 VDDC_23 AG16 AK34 GND_37 GND_137 GND_237 GND_337
3V3_STBY 3V3_STBY_G6 3V3_STBY_G6 3V3_STBY_G6 AVDD33_ADC AH15 AH22 GND_438 GND_524 F12 K25 V17 AC31
AH7
AVDD33_USB3_1 U1 VDDC_24 AG17 GND_439 GND_525 AL8
F13
GND_38 GND_138
K26 V18
GND_238 GND_338
AC32
F77 220R C2385 F80 220R C1881C1882 F83 220R C1887C1888 AVDD_AU33 AVDD33_AU AG23 AL9 GND_39 GND_139 GND_239 GND_339
AG7 GND_440 GND_526 F17 K27 V19 AC33
MSD95C0H
100n

100n

100n

100n
22u AVDD_EAR33 AVDD33_EAR AG24 AL13 GND_40 GND_140 GND_240 GND_340
AL12 1V_VCC_CPU GND_441 GND_527 F26 K28 V20 AC34
6V3 AVDD_DMPLL AVDD33_DMPLL AG25 AL14 GND_41 GND_141 GND_241 GND_341
AK15 AA21 GND_442 GND_528 F28 K29 V21 AC35
VDDP33 VDDP_0 VDDC_CPU_0 AG26 AL16 GND_42 GND_142 GND_242 GND_342
AL15 AC30 GND_443 GND_529 F29 K30 V22 AD9
C 3V3_STBY_G6 3V3_STBY_G6 AVDD_AU33
VDDP_1 VDDC_CPU_1
AA27
AG27 GND_444 GND_530 AL17
F30
GND_43 GND_143
K31 V23
GND_243 GND_343
AD10 C
3V3_STBY_G6 AVDD_DMPLL AVDD33_LAN VDDC_CPU_2 AG28 AL19 GND_44 GND_144 GND_244 GND_344
AA28 GND_445 GND_531 F31 L9 V24 AD11
F84 220R C1889C1890 VDDC_CPU_3 AG29 AL20 GND_45 GND_145 GND_245 GND_345
F78 220R C1877C1878 F79 220R C1879C1880 W26 AA29 GND_446 GND_532 F32 L16 V25 AD12
100n

100n

AVDD_LPLL_MOD AVDD_MOD_0 VDDC_CPU_4 AG30 AL21 GND_46 GND_146 GND_246 GND_346


100n

100n

100n

100n

Y27 AD27 GND_447 GND_533 F33 L18 V28 AD13


AVDD_MOD_1 VDDC_CPU_5 AG31 AL22 GND_47 GND_147 GND_247 GND_347
Y28 AB21 GND_448 GND_534 G6 L19 V29 AD14
AVDD_LPLL_MOD AVDD_LPLL_0 VDDC_CPU_6 AG32 AL23 GND_48 GND_148 GND_248 GND_348
Y29 AB22 GND_449 GND_535 G9 L22 V30 AD15
AVDD_LPLL_1 VDDC_CPU_7 AG33 AL24 GND_49 GND_149 GND_249 GND_349
AB23 GND_450 GND_536 G11 L23 V31 AD16
3V3_STBY_G6 AVDD_EAR33 VDDC_CPU_8 AG34 AL25 GND_50 GND_150 GND_250 GND_350
AB24 GND_451 GND_537 G12 L24 W8 AD17
3V3_STBY_G6 AVDD_USB3 3V3_STBY_G6 AVDD_USB VDDC_CPU_9 AG36 AL26 GND_51 GND_151 GND_251 GND_351
F85 220R C1891C1892 U18 AB25 GND_452 GND_538 G13 L25 W9 R7
AVDD_PLL_AB AVDD_PLL_A VDDC_CPU_10 AH8 AL27 GND_52 GND_152 GND_252 GND_352
100n

100n

F81 220R C1883C1884 F82 220R C1885C1886 U19 AB26 GND_453 GND_539 G15 L26 W10 R8
AVDD_PLL_B VDDC_CPU_11 AH9 AL28 GND_53 GND_153 GND_253 GND_353
100n

100n

100n

100n

AL18 AB27 GND_454 GND_540 G16 L27 W11 R9


AVDD_PLL_C AVDD_PLL_C VDDC_CPU_12 AH10 AL29 GND_54 GND_154 GND_254 GND_354
AB28 GND_455 GND_541 G17 L28 W15 R10
VDDC_CPU_13 AH11 AL30 GND_55 GND_155 GND_255 GND_355
L17 AB29 GND_456 GND_542 G18 L29 W16 R11
VDDP_NAND_A_CAP VDDP_3318_A_CAP_0 VDDC_CPU_14 AH12 AL31 GND_56 GND_156 GND_256 GND_356
L15 AD30 GND_457 GND_543 G19 L30 W17 R12
VDDP_NAND_C_CAP VDDP_3318_A_CAP_1 VDDC_CPU_15 AH13 AL32 GND_57 GND_157 GND_257 GND_357
G8 AC21 GND_458 GND_544 G20 L31 W18 R13
VDDP_NAND_A VDDP_3318_A VDDC_CPU_16 AH16 AL33 GND_58 GND_158 GND_258 GND_358
H7 AC22 GND_459 GND_545 G21 L34 W19 R14
3V3_STBY_G6 AVDD_DADC VDDP_NAND_C VDDP_3318_C VDDC_CPU_17 AH17 AL34 GND_59 GND_159 GND_259 GND_359
AC23 GND_460 GND_546 G22 L37 W20 R15
VDDC_CPU_18 AH23 AL36 GND_60 GND_160 GND_260 GND_360
F86 220R C1893C1894 AC24 GND_461 GND_547 G23 M9 W21 R16
AVDD_DDR_G6 VDDC_CPU_19 AH24 AM3 GND_61 GND_161 GND_261 GND_361
100n

100n

M20 AC25 GND_462 GND_548 G24 M15 W22 R17


D M21
AVDD_DDR_A_CMD_0 VDDC_CPU_20
AC26
AH25 GND_463 GND_549 AM20
G25
GND_62 GND_162
M16 W27
GND_262 GND_362
R18 D
AVDD_DDR_A_CMD_1 VDDC_CPU_21 AH26 AN3 GND_63 GND_163 GND_263 GND_363
N21 AC27 GND_464 GND_550 G27 M17 W28 R19
AVDD_DDR_A_MCK VDDC_CPU_22 AH27 AN22 GND_64 GND_164 GND_264 GND_364
M22 AC28 GND_465 GND_551 G28 M18 W29 R20
AVDD_DDR_A_DAT_0 VDDC_CPU_23 AH28 AN35 GND_65 GND_165 GND_265 GND_365
N22 AC29 GND_466 GND_552 G29 M19 W30 R21
3V3_VCC 3V3_VCC_G6 3V3_VCC_G6 VDDP33 3V3_VCC_G6 AVDD_PLL_C AVDD_DDR_A_DAT_1 VDDC_CPU_24 AH29 AN36 GND_66 GND_166 GND_266 GND_366
N23 AD28 GND_467 GND_553 G30 M26 W31 R27
AVDD_DDR_A_DAT_2 VDDC_CPU_25 AH30 AN37 GND_67 GND_167 GND_267 GND_367
F87 220R C2076 F88 220RC2077 C1895C1896 F89 220RC2078 C1897C1898 N24 AD29 GND_468 GND_554 G31 M27 Y9 R28
AVDD_DDR_A_DAT_3 VDDC_CPU_26 AH31 AP7 GND_68 GND_168 GND_268 GND_368
100n

100n

100n

100n

4u7 4u7 4u7 N25 GND_469 GND_555 G32 M28 Y10 R29
6V3 6V3 6V3 AVDD_DDR_B_CMD_0 AH32 AP24 GND_69 GND_169 GND_269 GND_369
N26 GND_470 GND_556 G35 M29 Y11 R30
AVDD_DDR_B_CMD_1 AH33 AP27 GND_70 GND_170 GND_270 GND_370
P25 GND_471 GND_557 H8 M30 Y15 R31
AVDD_DDR_B_MCK AH34 AP30 GND_71 GND_171 GND_271 GND_371
R25 GND_472 GND_558 H9 M31 Y16 T7
AVDD_DDR_B_DAT_0 AJ7 AP33 GND_72 GND_172 GND_272 GND_372
AVDD3P3_MHL3 T25 GND_473 GND_559 H10 N7 Y17 T8
3V3_VCC 3V3_VCC AVDD_LPLL_MOD AVDD_LPLL_MOD AVDD_PLL_AB AVDD_DDR_B_DAT_1 AJ8 AR1 GND_73 GND_173 GND_273 GND_373
U25 GND_474 GND_560 H11 N8 Y18 T9
AVDD_DDR_B_DAT_2 AJ9 AR3 GND_74 GND_174 GND_274 GND_374
F90 220RC2079 C1899C1900 F91 220RC2080 C1901C1902C1903 F92 220R C1904 R26 GND_475 GND_561 H12 N9 Y19 T10
AVDD_DDR_B_DAT_3 AJ10 AR6 GND_75 GND_175 GND_275 GND_375
100n

100n

100n

100n

100n

100n

4u7 4u7 AE25 GND_476 GND_562 H13 N15 Y20 T11


6V3 6V3 AVDD_DDR_C_CMD_0 AJ11 AR9 GND_76 GND_176 GND_276 GND_376
AE26 GND_477 GND_563 H14 N16 Y21 T12
AVDD_DDR_C_CMD_1 AJ12 AT1 GND_77 GND_177 GND_277 GND_377
AF26 GND_478 GND_564 H15 N17 Y22 T15
AVDD_DDR_C_MCK AJ13 AT3 GND_78 GND_178 GND_278 GND_378
AE22 GND_479 GND_565 H16 N18 Y30 T16
1V5_VCC AVDD_DDR_G6 AVDD_DDR_C_DAT_0 AJ14 AT6 GND_79 GND_179 GND_279 GND_379
AE23 GND_480 GND_566 H17 N19 Y31 T17
AVDD_DDR_C_DAT_1 AJ15 AT36 GND_80 GND_180 GND_280 GND_380
C2223 C1918C1917C1916C1915C1914C1913C1910 AE24 GND_481 GND_567 H18 N27 Y34 T18
E F93 60R AVDD_DDR_C_DAT_2 AJ16 AU22 GND_81 GND_181 GND_281 GND_381 E
100n

100n

100n

100n

100n

100n

100n

22u AF22 GND_482 GND_568 H19 N28 Y37 T19


AVDD_DDR_C_DAT_3 AJ17 AU25 GND_82 GND_182 GND_282 GND_382
6V3 GND_483 GND_569 H20 N29 AA7 T20
AJ18 AU28 GND_83 GND_183 GND_283 GND_383
N20 GND_484 GND_570 H21 N30 AA8 T21
AVDD_DDR_LDO_A AVDD_DDR_LDO_A AJ19 AU31 GND_84 GND_184 GND_284 GND_384
C1909C1908C1905C1906C1907C1911C1912 P24 GND_485 GND_571 H22 N31 AA9 T22
AVDD_DDR_LDO_B AVDD_DDR_LDO_B AJ20 AU34 GND_85 GND_185 GND_285 GND_385
100n

100n

100n

100n

100n

100n

100n

AD25 GND_486 GND_572 H23 P9 AA10 T23


AVDD_DDR_LDO_C AVDD_DDR_LDO_C GND_86 GND_186 GND_286 GND_386
AVDD5_MHL U7 AVDD_HDMI_5V_PA H24 GND_87 GND_187 P10 AA11 GND_287 GND_387 AD18
P7 AVDD_HDMI_5V_PC H25 GND_88 GND_188 P11 AA12 GND_288 GND_388 AD19
H26 P12 AA13 AD20
***** avdd_mhl_pa
P8 H27
GND_89 GND_189
P13 AA14
GND_289 GND_389
AD31
GND_573 GND_90 GND_190 GND_290 GND_390
AVDD_DDR_G6 AVDD_DDR_LDO_A AVDD_DDR_G6 AVDD_DDR_LDO_C C2290 H28 P14 AA15 AD32
GND_91 GND_191 GND_291 GND_391
470n6V3 L20 H29 P15 AA16 AD33
F94 220R C1919 F96 220R C1921 AVDD_DDR_G6 AVDD_DDR_VBP_A_0 GND_92 GND_192 GND_292 GND_392
L21 H30 P16 AA17 AD34
100n

100n

AVDD_DDR_VBP_A_1 GND_93 GND_193 GND_293 GND_393


C2291 H31 GND_94 GND_194 P17 AA18 GND_294 GND_394 AE7
470n6V3 M24 H32 P18 AA19 AE8
AVDD_DDR_VBN_A_0 GND_95 GND_195 GND_295 GND_395
AVDD_DDR_G6 AVDD_DDR_LDO_B AVDD_DDR_G6 AVDD15_MOD M25 AVDD_DDR_VBN_A_1 J7 GND_96 GND_196 P19 AA20 GND_296 GND_396 AE9
C2292 J8 GND_97 GND_197 P20 AA22 GND_297 GND_397 AE10
F95 220R C1920 F97 220R C1922 470n6V3 U27 J9 P21 AA23 AE11
AVDD_DDR_G6 AVDD_DDR_VBP_B_0 GND_98 GND_198 GND_298 GND_398
100n

100n

V27 AVDD_DDR_VBP_B_1 J10 GND_99 GND_199 P27 AA24 GND_299 GND_399 AE12
C2293 J11 P28 AA25 AE13
F 470n6V3 U26
GND_100 GND_200 GND_300 GND_400 F
1V8_VCC_EMMC 1V8_VCC_EMMC AVDD_DDR_VBN_B_0
V26 AVDD_DDR_VBN_B_1
F222 220R F223 220R C2294
VDDP_NAND_A_CAP VDDP_NAND_C_CAP
470n6V3 AD21
3V3_VCC VDDP_NAND_A 3V3_VCC VDDP_NAND_C AVDD_DDR_G6 AVDD_DDR_VBP_C_0
F98 220R C2081 F99 220R C2082
C2267
4u7
C1925
C2268
4u7
C1926
C2295
AD22 AVDD_DDR_VBP_C_1 VESTEL PROJECT NAME : 17mb100-r1 A3
100n

100n

4u7 4u7 6V3 6V3 470n6V3 AD23


6V3 6V3 AVDD_DDR_VBN_C_0 SCH NAME :2 T. SHT:2
AD24 AVDD_DDR_VBN_C_1
DRAWN BY :<YOUR NAME HERE> 11-11-2014_17:28
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
DDR12_A00 F21 A_DDR3_A0 B_DDR3_A0 G33 DDR34_A00
DDR12_A01 C21 A_DDR3_A1 B_DDR3_A1 J36 DDR34_A01
DDR12_A02
DDR12_A03
E21
F22
A_DDR3_A2
A_DDR3_A3
B_DDR3_A2
B_DDR3_A3
H34
J32
DDR34_A02
DDR34_A03
RAM 1 1V5_DDR12
RAM 2
1V5_DDR12

DDR12_A04 B22 A_DDR3_A4 B_DDR3_A4 J35 DDR34_A04


DDR12_A05 E22 A_DDR3_A5 5 B_DDR3_A5 H33 DDR34_A05
DDR12_A06 A21 A_DDR3_A6 B_DDR3_A6 J37 DDR34_A06
D21 U1 G36

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
DDR12_A07 A_DDR3_A7 B_DDR3_A7 DDR34_A07
C20 H37

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
A DDR12_A08
E20
A_DDR3_A8 MSD95C0H B_DDR3_A8
F35
DDR34_A08
N3 A

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
DDR12_A09 A_DDR3_A9 B_DDR3_A9 DDR34_A09 DDR12_A00 A0
B23 K35 P7 N3

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
DDR12_A10 A_DDR3_A10 B_DDR3_A10 DDR34_A10 DDR12_A01 A1 DDR12_A00 A0
DDR12_A11 B21 A_DDR3_A11 B_DDR3_A11 H35 DDR34_A11 DDR12_A02 P3 A2 DDR12_A01 P7 A1
DDR12_A12 D24 A_DDR3_A12 B_DDR3_A12 K34 DDR34_A12 DDR12_A03 N2 A3 DDR12_A02 P3 A2
DDR12_A13 F20 A_DDR3_A13 B_DDR3_A13 F36 DDR34_A13 DDR12_A04 P8 A4 VREF_DQ H1 DDR1_VREFDQ DDR12_A03 N2 A3
DDR12_A14 B20 A_DDR3_A14 B_DDR3_A14 H36 DDR34_A14 DDR12_A05 P2 A5 VREF_CA M8 DDR1_VREFCA DDR12_A04 P8 A4 VREF_DQ H1 DDR2_VREFDQ
DDR12_A15 E24 A_DDR3_A15 B_DDR3_A15 L33 DDR34_A15 DDR12_A06 R8 A6 DDR12_A05 P2 A5 VREF_CA M8 DDR2_VREFCA
DDR12_BA0 E23 A_DDR3_BA0 B_DDR3_BA0 K33 DDR34_BA0 DDR12_A07 R2 A7 DQL0 E3 DDR1_DQL0 DDR12_A06 R8 A6
DDR12_BA1 C22 A_DDR3_BA1 B_DDR3_BA1 K36 DDR34_BA1 DDR12_A08 T8 A8 DQL1 F7 DDR1_DQL1 DDR12_A07 R2 A7 DQL0 E3 DDR2_DQL0
DDR12_BA2 F23 A_DDR3_BA2 B_DDR3_BA2 J33 DDR34_BA2 DDR12_A09 R3 A9 DQL2 F2 DDR1_DQL2 DDR12_A08 T8 A8 DQL1 F7 DDR2_DQL1
DDR12_RASB G26 A_DDR3_RASZ B_DDR3_RASZ M33 DDR34_RASB DDR12_A10 L7 A10/AP DQL3 F8 DDR1_DQL3 DDR12_A09 R3 A9 DQL2 F2 DDR2_DQL2
DDR12_CASB F25 A_DDR3_CASZ B_DDR3_CASZ M32 DDR34_CASB DDR12_A11 R7 A11 DQL4 H3 DDR1_DQL4 DDR12_A10 L7 A10/AP DQL3 F8 DDR2_DQL3
DDR12_WEB E25 A_DDR3_WEZ B_DDR3_WEZ K32 DDR34_WEB DDR12_A12 N7 A12/BC DQL5 H8 DDR1_DQL5 DDR12_A11 R7 A11 DQL4 H3 DDR2_DQL4
DDR12_ODT F24 A_DDR3_ODT B_DDR3_ODT L32 DDR34_ODT DDR12_A13 T3 A13 DQL6 G2 DDR1_DQL6 DDR12_A12 N7 A12/BC DQL5 H8 DDR2_DQL5
DDR12_CKE C23 A_DDR3_CKE B_DDR3_CKE L36 DDR34_CKE DQL7 H7 DDR1_DQL7 DDR12_A13 T3 A13 DQL6 G2 DDR2_DQL6
DDRAB_RESETB F19 A_DDR3_RST B_DDR3_RST F37 DDRCD_RESETB J1 NC1 DQL7 H7 DDR2_DQL7
DDR12_CK A24 A_DDR3_MCLK B_DDR3_MCLK M37 DDR34_CK L1 NC2 DQU0 D7 DDR1_DQU0 J1 NC1
DDR12_CKB B24 A_DDR3_MCLKZ B_DDR3_MCLKZ L35 DDR34_CKB DDR12_A15 M7 NC3 DQU1 C3 DDR1_DQU1 L1 NC2 DQU0 D7 DDR2_DQU0
E19 F34 L9 C8 M7 C3
U38

DDR12_CKB
B DDR1_CSB A_DDR3_CSB1 B_DDR3_CSB1 DDR3_CSB NC4 DQU2 DDR1_DQU2 DDR12_A15 NC3 DQU1 DDR2_DQU1 B

DDR12_CK
D19 E37 T7 C2 L9 C8
DDR2_CSB A_DDR3_CSB2 B_DDR3_CSB2 DDR4_CSB DDR12_A14 NC5 DQU3 DDR1_DQU3 NC4 U39 DQU2 DDR2_DQU2

DDR2_CKB
J9 A7 T7 C2
H5TQ2G63BFR-PB

DDR2_CK
NC6 DQU4 DDR1_DQU4 DDR12_A14 NC5 DQU3 DDR2_DQU3
A2 J9 A7
C27 R36 M2
DQU5
B8
DDR1_DQU5 NC6 H5TQ2G63BFR-PB DQU4
A2
DDR2_DQU4
DDR1_DQL0 A_DDR3_DQ[0] B_DDR3_DQ[0] DDR3_DQL0 DDR12_BA0 BA0 DQU6 DDR1_DQU6 DQU5 DDR2_DQU5
DDR1_DQL1 B26 A_DDR3_DQ[1] B_DDR3_DQ[1] N35 DDR3_DQL1 DDR12_BA1 N8 BA1 DQU7 A3 DDR1_DQU7 DDR12_BA0 M2 BA0 DQU6 B8 DDR2_DQU6
DDR1_DQL2 B28 A_DDR3_DQ[2] B_DDR3_DQ[2] R35 DDR3_DQL2 DDR12_BA2 M3 BA2 DDR12_BA1 N8 BA1 DQU7 A3 DDR2_DQU7
DDR1_DQL3 C25 A_DDR3_DQ[3] B_DDR3_DQ[3] N36 DDR3_DQL3 DQSL_0 F3 DDR1_DQSL DDR12_BA2 M3 BA2
DDR1_DQL4 B29 A_DDR3_DQ[4] B_DDR3_DQ[4] T35 DDR3_DQL4 J7 CK_0 DQSL_1 G3 DDR1_DQSLB DQSL_0 F3 DDR2_DQSL
DDR1_DQL5 C24 A_DDR3_DQ[5] B_DDR3_DQ[5] M36 DDR3_DQL5 K7 CK_1 J7 CK_0 DQSL_1 G3 DDR2_DQSLB
DDR1_DQL6 C28 A_DDR3_DQ[6] B_DDR3_DQ[6] T36 DDR3_DQL6 DQSU_1 B7 DDR1_DQSUB K7 CK_1
DDR1_DQL7 B25 A_DDR3_DQ[7] B_DDR3_DQ[7] M35 DDR3_DQL7 DDR12_CKE K9 CKE DQSU_0 C7 DDR1_DQSU 1k DQSU_1 B7 DDR2_DQSUB
DDR1_DML C26 A_DDR3_DQM[0] B_DDR3_DQM[0] P36 DDR3_DML R116 K9 CKE DQSU_0 C7 DDR2_DQSU
DDR1_DQSL A27 A_DDR3_DQS[0] B_DDR3_DQS[0] R37 DDR3_DQSL DDR1_CSB L2 CS DML E7 DDR1_DML DDR12_CKE
DDR1_DQSLB B27 A_DDR3_DQSB[0] B_DDR3_DQSB[0] P35 DDR3_DQSLB DMU D3 DDR1_DMU DDR2_CSB L2 CS DML E7 DDR2_DML

R804

R803
56R

56R
DDR12_RASB J3 RAS DMU D3 DDR2_DMU
DDR12_CASB K3 CAS ODT K1 DDR12_ODT DDR12_RASB J3 RAS
DDR1_DQU0 D27 A_DDR3_DQ[8] B_DDR3_DQ[8] N32 DDR3_DQU0 DDR12_WEB L3 WE DDR12_CASB K3 CAS ODT K1 DDR12_ODT
D30 T34 L3

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
DDR1_DQU1 A_DDR3_DQ[9] B_DDR3_DQ[9] DDR3_DQU1 DDR12_WEB WE

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
E26 N33 DDR12_RESETB T2

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
C DDR1_DQU2 A_DDR3_DQ[10] B_DDR3_DQ[10] DDR3_DQU2 RESET 1V5_DDR12 1k C

C1550

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
16V
D31 T32 L8 T2

10n
DDR1_DQU3 A_DDR3_DQ[11] B_DDR3_DQ[11] DDR3_DQU3 ZQ DDR12_RESETB R115 RESET
DDR1_DQU4 F27 A_DDR3_DQ[12] B_DDR3_DQ[12] P33 DDR3_DQU4 R814 L8 ZQ
E30 U33

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9
DDR1_DQU5 A_DDR3_DQ[13] B_DDR3_DQ[13] DDR3_DQU5 240R

240R
R813
D26 N34

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9
DDR1_DQU6 A_DDR3_DQ[14] B_DDR3_DQ[14] DDR3_DQU6
DDR1_DQU7 E29 A_DDR3_DQ[15] B_DDR3_DQ[15] T33 DDR3_DQU7
DDR1_DMU E28 A_DDR3_DQM[1] B_DDR3_DQM[1] R33 DDR3_DMU
DDR1_DQSU D28 A_DDR3_DQS[1] B_DDR3_DQS[1] R32 DDR3_DQSU R347
DDR1_DQSUB E27 A_DDR3_DQSB[1] B_DDR3_DQSB[1] P32 DDR3_DQSUB DDR12_CK 22R DDR2_CK
DDR12_CKB 22R DDR2_CKB
R346
DDR2_DQL0 C32 A_DDR3_DQ[16] B_DDR3_DQ[16] Y36 DDR4_DQL0
DDR2_DQL1 C30 A_DDR3_DQ[17] B_DDR3_DQ[17] V36 DDR4_DQL1
DDR2_DQL2 B33 A_DDR3_DQ[18] B_DDR3_DQ[18] Y35 DDR4_DQL2
DDR2_DQL3 A30 A_DDR3_DQ[19] B_DDR3_DQ[19] V37 DDR4_DQL3
DDR2_DQL4
DDR2_DQL5
C33
C29
A_DDR3_DQ[20]
A_DDR3_DQ[21]
B_DDR3_DQ[20]
B_DDR3_DQ[21]
AA36
U36
DDR4_DQL4
DDR4_DQL5
1V5_DDR12
DDR REF. 1V5_DDR12 C1305
100n
C1304
100n
C1303
100n
C1302
100n
C1301
100n
C1316
100n
C1315
100n
C1300
100n
C1299
100n
C1298
100n
DDR2_DQL6 A33 A_DDR3_DQ[22] B_DDR3_DQ[22] AA37 DDR4_DQL6 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
DDR2_DQL7 B30 A_DDR3_DQ[23] B_DDR3_DQ[23] U35 DDR4_DQL7 1k DDR1_VREFCA 1k DDR2_VREFCA 1V5_DDR34
B31 V35
D DDR2_DML
B32
A_DDR3_DQM[2] B_DDR3_DQM[2]
W35
DDR4_DML R760 R764 C2065 C1314 C1313 C1312 C1311 C1310 C1309 C1308 C1307 C1306 D
DDR2_DQSL A_DDR3_DQS[2] B_DDR3_DQS[2] DDR4_DQSL 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
C1318

C1516

C1320

C1518
R759

R763
100n
16V

50V

100n
16V

50V
C31 W36
1k

1k
DDR2_DQSLB A_DDR3_DQSB[2] B_DDR3_DQSB[2] DDR4_DQSLB 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
1n

1n
1V5_DDR12 1V5_DDR12
DDR2_DQU0 E33 A_DDR3_DQ[24] B_DDR3_DQ[24] W33 DDR4_DQU0
DDR2_DQU1
DDR2_DQU2
C35
E31
A_DDR3_DQ[25]
A_DDR3_DQ[26]
B_DDR3_DQ[25]
B_DDR3_DQ[26]
AA32
U32
DDR4_DQU1
DDR4_DQU2 1k DDR1_VREFDQ 1k DDR2_VREFDQ
DDR 3-4 VCC
DDR2_DQU3 D35 A_DDR3_DQ[27] B_DDR3_DQ[27] AA34 DDR4_DQU3 R758 R762
DDR2_DQU4 D33 A_DDR3_DQ[28] B_DDR3_DQ[28] V33 DDR4_DQU4
C1317

C1515

C1319

C1517
R757

R761
100n
16V

50V

100n
16V

50V
D34 AA33
1k

1k
DDR2_DQU5 A_DDR3_DQ[29] B_DDR3_DQ[29] DDR4_DQU5 C2380 C2382 C2381 C1332 C1333 C1334 C1335 C1336 C1321 C1322 C1337 C1338 C1339
1n

1n
DDR2_DQU6 E32 A_DDR3_DQ[30] B_DDR3_DQ[30] V32 DDR4_DQU6 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
DDR2_DQU7 C34 A_DDR3_DQ[31] B_DDR3_DQ[31] Y32 DDR4_DQU7 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
DDR2_DMU B35 A_DDR3_DQM[3] B_DDR3_DQM[3] W32 DDR4_DMU 1V5_DDR34
DDR2_DQSU A35 A_DDR3_DQS[3] B_DDR3_DQS[3] Y33 DDR4_DQSU C2384 C2383 C2066 C1323 C1324 C1325 C1326 C1327 C1328 C1329 C1330 C1331
DDR2_DQSUB B34 A_DDR3_DQSB[3] B_DDR3_DQSB[3] W34 DDR4_DQSUB 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V

E E
C1385 C1384 C1383 C1382 C1381 C1396 C1395 C1380 C1379 C1378
F144 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n C1347 C1346 C1345 C1344 C1343 C1358 C1357 C1342 C1341 C1340
1V5_VCC 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
60R 1V5_DDR12 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
F139 1V5_DDR12
C2069 C1394 C1393 C1392 C1391 C1390 C1389 C1388 C1387 C1386 1V5_DDR5
1V5_STR
60R 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n C2067 C1356 C1355 C1354 C1353 C1352 C1351 C1350 C1349 C1348
C2242 C2061 C2062
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
10u

10u

100u
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
6V3
F142
1V5_VCC
60R
F140 1V5_DDR34
1V5_STR
60R C2243 C2063 C2064 DDR 1-2 VCC C2376
100n
C1370
100n
C1371
100n
C1372
100n
C1373
100n
C1374
100n
C1359
100n
C1360
100n
C1375
100n
C1376
100n
C1377
100n
DDR 5-6 VCC
10u

10u

100u
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
6V3
1V5_DDR56
F143 C2377 C2068 C1361 C1362 C1363 C1364 C1365 C1366 C1367 C1368 C1369
F 1V5_VCC
60R
C2378 C1286 C1285 C1284 C1283 C1282 C1297 C1296 C1281 C1280 C1279 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n F
100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
F141 1V5_DDR56
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
1V5_STR
60R 1V5_DDR12
C2244 C2071 C2070
C2379 C2060 C1295 C1294 C1293 C1292 C1291 C1290 C1289 C1288 C1287
VESTEL PROJECT NAME :
10u

10u

100u
6V3
100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 17mb100-r1 A3
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V
SCH NAME :17 T. SHT:17
DRAWN BY :<YOUR NAME HERE> 11-11-2014_11:21
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

1V5_DDR34 1V5_DDR34

AM34 AN27 RAM 3 RAM 4

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
DDR56_A00 D_DDR3_A0 D_DDR3_DQ[8] DDR5_DQU0
AR35 AP25

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
DDR56_A01 D_DDR3_A1 D_DDR3_DQ[9] DDR5_DQU1
AP34 AN29 N3

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
A DDR56_A02
AM33
D_DDR3_A2 D_DDR3_DQ[10]
AN24
DDR5_DQU2 DDR34_A00
P7
A0
N3 A

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
DDR56_A03 D_DDR3_A3 D_DDR3_DQ[11] DDR5_DQU3 DDR34_A01 A1 DDR34_A00 A0
DDR56_A04 AT34 D_DDR3_A4 D_DDR3_DQ[12] AN28 DDR5_DQU4 DDR34_A02 P3 A2 DDR34_A01 P7 A1
DDR56_A05 AN33 D_DDR3_A5 D_DDR3_DQ[13] AN25 DDR5_DQU5 DDR34_A03 N2 A3 DDR34_A02 P3 A2
DDR56_A06 AU35 D_DDR3_A6 D_DDR3_DQ[14] AP28 DDR5_DQU6 DDR34_A04 P8 A4 VREF_DQ H1 DDR3_VREFDQ DDR34_A03 N2 A3
DDR56_A07 AR36 D_DDR3_A7 D_DDR3_DQ[15] AN26 DDR5_DQU7 DDR34_A05 P2 A5 VREF_CA M8 DDR3_VREFCA DDR34_A04 P8 A4 VREF_DQ H1 DDR4_VREFDQ
DDR56_A08 AU36 D_DDR3_A8 D_DDR3_DQM[1] AM26 DDR5_DMU DDR34_A06 R8 A6 DDR34_A05 P2 A5 VREF_CA M8 DDR4_VREFCA
DDR56_A09 AR37 D_DDR3_A9 D_DDR3_DQS[1] AM27 DDR5_DQSU DDR34_A07 R2 A7 DQL0 E3 DDR3_DQL0 DDR34_A06 R8 A6
DDR56_A10 AT33 D_DDR3_A10 D_DDR3_DQSB[1] AM28 DDR5_DQSUB DDR34_A08 T8 A8 DQL1 F7 DDR3_DQL1 DDR34_A07 R2 A7 DQL0 E3 DDR4_DQL0
DDR56_A11 AT35 D_DDR3_A11 DDR34_A09 R3 A9 DQL2 F2 DDR3_DQL2 DDR34_A08 T8 A8 DQL1 F7 DDR4_DQL1
DDR56_A12 AP31 D_DDR3_A12 DDR34_A10 L7 A10/AP DQL3 F8 DDR3_DQL3 DDR34_A09 R3 A9 DQL2 F2 DDR4_DQL2
DDR56_A13 AP35 D_DDR3_A13 D_DDR3_DQ[16] AR24 DDR6_DQL0 DDR34_A11 R7 A11 DQL4 H3 DDR3_DQL4 DDR34_A10 L7 A10/AP DQL3 F8 DDR4_DQL3
DDR56_A14 AT37 D_DDR3_A14 D_DDR3_DQ[17] AR26 DDR6_DQL1 DDR34_A12 N7 A12/BC DQL5 H8 DDR3_DQL5 DDR34_A11 R7 A11 DQL4 H3 DDR4_DQL4
DDR56_A15 AN31 D_DDR3_A15 D_DDR3_DQ[18] AT23 DDR6_DQL2 DDR34_A13 T3 A13 DQL6 G2 DDR3_DQL6 DDR34_A12 N7 A12/BC DQL5 H8 DDR4_DQL5
DDR56_BA0 AN32 D_DDR3_BA0 D_DDR3_DQ[19] AU26 DDR6_DQL3 DQL7 H7 DDR3_DQL7 DDR34_A13 T3 A13 DQL6 G2 DDR4_DQL6
DDR56_BA1 AR34 D_DDR3_BA1 D_DDR3_DQ[20] AR23 DDR6_DQL4 J1 NC1 DQL7 H7 DDR4_DQL7
DDR56_BA2 AM32 D_DDR3_BA2 D_DDR3_DQ[21] AR27 DDR6_DQL5 L1 NC2 DQU0 D7 DDR3_DQU0 J1 NC1
DDR56_RASB AM29 D_DDR3_RASZ D_DDR3_DQ[22] AU23 DDR6_DQL6 DDR34_A15 M7 NC3 DQU1 C3 DDR3_DQU1 L1 NC2 DQU0 D7 DDR4_DQU0
AM30 AT26 L9 C8 M7 C3
U40

DDR34_CKB
DDR56_CASB D_DDR3_CASZ D_DDR3_DQ[23] DDR6_DQL7 NC4 DQU2 DDR3_DQU2 DDR34_A15 NC3 DQU1 DDR4_DQU1

DDR34_CK
AN30 AT25 T7 C2 L9 C8
B DDR56_WEB D_DDR3_WEZ D_DDR3_DQM[2] DDR6_DML DDR34_A14 NC5 DQU3 DDR3_DQU3 NC4 U41 DQU2 DDR4_DQU2 B

DDR4_CKB
AM31 AT24 J9 A7 T7 C2
H5TQ2G63BFR-PB

DDR4_CK
DDR56_ODT D_DDR3_ODT D_DDR3_DQS[2] DDR6_DQSL NC6 DQU4 DDR3_DQU4 DDR34_A14 NC5 DQU3 DDR4_DQU3
AR33 AR25 A2 J9 A7
DDR56_CKE
AP37
D_DDR3_CKE D_DDR3_DQSB[2] DDR6_DQSLB
M2
DQU5
B8
DDR3_DQU5 NC6 H5TQ2G63BFR-PB DQU4
A2
DDR4_DQU4
DDRGH_RESETB D_DDR3_RST DDR34_BA0 BA0 DQU6 DDR3_DQU6 DQU5 DDR4_DQU5
DDR56_CK AU32 D_DDR3_MCLK DDR34_BA1 N8 BA1 DQU7 A3 DDR3_DQU7 DDR34_BA0 M2 BA0 DQU6 B8 DDR4_DQU6
DDR56_CKB AT32 D_DDR3_MCLKZ D_DDR3_DQ[24] AN23 DDR6_DQU0 DDR34_BA2 M3 BA2 DDR34_BA1 N8 BA1 DQU7 A3 DDR4_DQU7
DDR5_CSB AN34 D_DDR3_CSB1 D_DDR3_DQ[25] AN21 DDR6_DQU1 DQSL_0 F3 DDR3_DQSL DDR34_BA2 M3 BA2
DDR6_CSB AP36 D_DDR3_CSB2 D_DDR3_DQ[26] AM25 DDR6_DQU2 J7 CK_0 DQSL_1 G3 DDR3_DQSLB DQSL_0 F3 DDR4_DQSL
D_DDR3_DQ[27] AM21 DDR6_DQU3 K7 CK_1 J7 CK_0 DQSL_1 G3 DDR4_DQSLB
D_DDR3_DQ[28] AM23 DDR6_DQU4 DQSU_1 B7 DDR3_DQSUB K7 CK_1
DDR5_DQL0 AR29 D_DDR3_DQ[0] D_DDR3_DQ[29] AM22 DDR6_DQU5 DDR34_CKE K9 CKE DQSU_0 C7 DDR3_DQSU 1k DQSU_1 B7 DDR4_DQSUB
DDR5_DQL1 AT30 D_DDR3_DQ[1] D_DDR3_DQ[30] AM24 DDR6_DQU6 R119 K9 CKE DQSU_0 C7 DDR4_DQSU
DDR5_DQL2 AT28 D_DDR3_DQ[2] D_DDR3_DQ[31] AT22 DDR6_DQU7 DDR3_CSB L2 CS DML E7 DDR3_DML DDR34_CKE
DDR5_DQL3 AR31 D_DDR3_DQ[3] D_DDR3_DQM[3] AR22 DDR6_DMU DMU D3 DDR3_DMU DDR4_CSB L2 CS DML E7 DDR4_DML

R806

R805
56R

56R
DDR5_DQL4 AT27 D_DDR3_DQ[4] D_DDR3_DQS[3] AP21 DDR6_DQSU DDR34_RASB J3 RAS DMU D3 DDR4_DMU
DDR5_DQL5 AR32 D_DDR3_DQ[5] D_DDR3_DQSB[3] AP22 DDR6_DQSUB DDR34_CASB K3 CAS ODT K1 DDR34_ODT DDR34_RASB J3 RAS
DDR5_DQL6 AR28 D_DDR3_DQ[6] DDR34_WEB L3 WE DDR34_CASB K3 CAS ODT K1 DDR34_ODT
AT31 6 L3

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
DDR5_DQL7 D_DDR3_DQ[7] DDR34_WEB WE

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
AR30 DDR34_RESETB T2

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
DDR5_DML D_DDR3_DQM[0] RESET 1V5_DDR34 1k

C1551
U1

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
16V
AU29 L8 T2

10n
C DDR5_DQSL
AT29
D_DDR3_DQS[0] ZQ DDR34_RESETB R117
L8
RESET C
DDR5_DQSLB D_DDR3_DQSB[0] MSD95C0H R816 ZQ

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9
240R

240R
R815

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9
R349
DDR34_CK 22R DDR4_CK
DDR34_CKB 22R DDR4_CKB
R348

1V5_DDR56 1V5_DDR56
1V5_DDR34
RAM 5 RAM 6
1k DDR3_VREFCA
B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9

R769

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9

C1399

C1521
R770
DDR REF.

100n
16V

50V
N3
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9

1k
DDR56_A00 A0 1V5_DDR34

1n
P7 N3

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
D DDR56_A01
P3
A1 DDR56_A00
P7
A0 D
DDR56_A02 A2 DDR56_A01 A1 1V5_DDR34
DDR56_A03 N2 A3 DDR56_A02 P3 A2 1k DDR4_VREFCA
DDR56_A04 P8 A4 VREF_DQ H1 DDR5_VREFDQ DDR56_A03 N2 A3 R765
DDR56_A05 P2 A5 VREF_CA M8 DDR5_VREFCA DDR56_A04 P8 A4 VREF_DQ H1 DDR6_VREFDQ 1k DDR3_VREFDQ

C1397

C1519
R766

100n
16V

50V
R8 P2 M8

1k
DDR56_A06 A6 DDR56_A05 A5 VREF_CA DDR6_VREFCA R771

1n
DDR56_A07 R2 A7 DQL0 E3 DDR5_DQL0 DDR56_A06 R8 A6

C1400

C1522
R772

100n
16V

50V
T8 F7 R2 E3

1k
DDR56_A08 A8 DQL1 DDR5_DQL1 DDR56_A07 A7 DQL0 DDR6_DQL0 1V5_DDR34

1n
DDR56_A09 R3 A9 DQL2 F2 DDR5_DQL2 DDR56_A08 T8 A8 DQL1 F7 DDR6_DQL1
DDR56_A10 L7 A10/AP DQL3 F8 DDR5_DQL3 DDR56_A09 R3 A9 DQL2 F2 DDR6_DQL2
DDR56_A11 R7 A11 DQL4 H3 DDR5_DQL4 DDR56_A10 L7 A10/AP DQL3 F8 DDR6_DQL3 1k DDR4_VREFDQ
DDR56_A12 N7 A12/BC DQL5 H8 DDR5_DQL5 DDR56_A11 R7 A11 DQL4 H3 DDR6_DQL4 R767
DDR56_A13 T3 A13 DQL6 G2 DDR5_DQL6 DDR56_A12 N7 A12/BC DQL5 H8 DDR6_DQL5

C1398

C1520
R768

100n
16V

50V
H7 T3 G2

1k
DQL7 DDR5_DQL7 DDR56_A13 A13 DQL6 DDR6_DQL61V5_DDR56

1n
J1 NC1 DQL7 H7 DDR6_DQL7
L1 NC2 DQU0 D7 DDR5_DQU0 J1 NC1
DDR56_A15 M7 NC3 DQU1 C3 DDR5_DQU1 L1 NC2 DQU0 D7 DDR6_DQU0 1k DDR5_VREFCA
L9 C8 M7 C3
U42
DDR56_CKB

NC4 DQU2 DDR5_DQU2 DDR56_A15 NC3 DQU1 DDR6_DQU1 R776


DDR56_CK

T7 C2 L9 C8
DDR56_A14 NC5 DQU3 DDR5_DQU3 NC4 U43 DQU2 DDR6_DQU2

C1402

C1524
DDR6_CKB

R775

100n
16V

50V
J9 A7 T7 C2
H5TQ2G63BFR-PB
DDR6_CK

1k
E NC6 DQU4 DDR5_DQU4 DDR56_A14 NC5 DQU3 DDR6_DQU3 1V5_DDR56 E

1n
A2 J9 A7
M2
DQU5
B8
DDR5_DQU5 NC6 H5TQ2G63BFR-PB DQU4
A2
DDR6_DQU4
DDR56_BA0 BA0 DQU6 DDR5_DQU6 DQU5 DDR6_DQU51V5_DDR56
DDR56_BA1 N8 BA1 DQU7 A3 DDR5_DQU7 DDR56_BA0 M2 BA0 DQU6 B8 DDR6_DQU6 1k DDR6_VREFCA
DDR56_BA2 M3 BA2 DDR56_BA1 N8 BA1 DQU7 A3 DDR6_DQU7 R780
DQSL_0 F3 DDR5_DQSL DDR56_BA2 M3 BA2 1k DDR5_VREFDQ

C1404

C1526
R779

100n
16V

50V
J7 G3 F3

1k
CK_0 DQSL_1 DDR5_DQSLB DQSL_0 DDR6_DQSL R774

1n
K7 CK_1 J7 CK_0 DQSL_1 G3 DDR6_DQSLB

C1401

C1523
R773

100n
16V

50V
B7 K7

1k
DQSU_1 DDR5_DQSUB CK_1 1V5_DDR56

1n
DDR56_CKE K9 CKE DQSU_0 C7 DDR5_DQSU 1k DQSU_1 B7 DDR6_DQSUB
R120 K9 CKE DQSU_0 C7 DDR6_DQSU
DDR5_CSB L2 CS DML E7 DDR5_DML DDR56_CKE 1k DDR6_VREFDQ
DMU D3 DDR5_DMU DDR6_CSB L2 CS DML E7 DDR6_DML R778
R808

R807
56R

56R

DDR56_RASB J3 RAS DMU D3 DDR6_DMU

C1403

C1525
R777

100n
16V

50V
K3 K1 J3

1k
DDR56_CASB CAS ODT DDR56_ODT DDR56_RASB RAS

1n
DDR56_WEB L3 WE DDR56_CASB K3 CAS ODT K1 DDR56_ODT
L3
VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9

DDR56_WEB WE
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

DDR56_RESETB T2
VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
RESET 1V5_DDR56 1k
C1552

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
16V

L8 T2
10n

ZQ DDR56_RESETB R118 RESET


L8
F R818 ZQ F
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

240R
240R
R817

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

DDR56_CK
R351
22R DDR6_CK
VESTEL PROJECT NAME : 17mb100-r1 A3
DDR56_CKB 22R DDR6_CKB SCH NAME :18 T. SHT:18
R350
DRAWN BY :<YOUR NAME HERE> 28-10-2014_10:18
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

10V 10V 16V


10u 10u 100n 16V
C2274 C2276 C1249 100n

C1250
16V
100n
1V5_VCC 1 DDQ VTTREF 8
U33 C1251 R745
2 VTT EN 7 3V3_VCC
A TP147 100k A
MP20073DH R352
3 GND REF 6
DDR_VTT_G6
C1248 C2273 C2275
22R 1V5_VCC
3D ENABLE
100n 10u 10u 4 VTTSEN VDRV 5 3V3_VCC R60
16V 10V 10V 2 1

C1247
C2266 4k7

100n
4u7 R62 C1405
10V 5V_VCC 2
4k7
1
100n
R59 16V
2 1
3V3_VCC 4k7 3D_EN
S129
4k7 3V3_VCC

DDR TERMINATION VOLTAGE


1 2

nc R61

Q50 1
4k7 2 3D_ENABLE
BC848B R58
R642 DDR_VTT_G6
R628 DDR_VTT_G6 R641 DDR_VTT_G6 100R
1 R1 8 C1822
100R 100R DDR56_A14
1 C1792 C1809 100n 10V
DDR12_A14 R1 8 DDR34_A14
1 R1 8 DDR56_A08
2 R2 7
2 100n 10V 100n 10V C1821
B DDR12_A08 R2 7 DDR34_A08
2 R2 7 DDR56_A11
3 R3 6
B
3 C1786 C1810 100n 10V
DDR12_A11 R3 6 DDR34_A11
3 R3 6 DDR56_A06
4 R4 5
4 100n 10V 100n 10V C2371
DDR12_A06 R4 5 DDR34_A06
4 R4 5 R644
C2373 C2372 100n 10V
R629 R639 100R
100n 10V 100n 10V 1 R1 8 C1818
100R 100R DDR56_A01
1 C1789 C1813 100n 10V
DDR12_A01 R1 8 DDR34_A01
1 R1 8 DDR56_A04
2 R2 7
2 100n 10V 100n 10V
DDR12_A04 R2 7 DDR34_A04
2 R2 7 DDR56_A12
3 R3 6
3 R3 6 3 R3 6 4 R4 5 C1816
DDR12_A12 DDR34_A12 DDR56_BA1 100n 10V
4 R4 5 C1787 4 R4 5 C1815
DDR12_BA1 100n 10V DDR34_BA1 100n 10V C1819
C1790 C1812 100n 10V
DDR56_A07 100R R962
100n 10V 100n 10V C1820
DDR12_A07 100R R928 DDR34_A07 100R R945 DDR56_A09 100R R961 S273
C1791 C1811 100n 10V
100R R927 100R R944 100R R960
1 2

DDR12_A09 DDR34_A09 DDR56_A13 3V3_VCC


100n 10V 100n 10V C1817
DDR12_A13 100R R926 DDR34_A13 100R R943 100n 10V S274
C1788 C1814 3D_ENABLE
1 2
5V_VCC
100n 10V 100n 10V S128 C1834
DDR56_RESETB

MEGA_DCR_OUT
S126 C1836 S127 C1835 100n 10V
DDR12_RESETB DDR34_RESETB

S271
100n 10V 100n 10V C1823
DDR56_WEB 100R R966
C1793 C1808 100n 10V
DDR12_WEB 100R R932 DDR34_WEB 100R R949 DDR56_A15 100R R965
100n 10V 100n 10V
C DDR12_A15 100R R931 DDR34_A15 100R R948 DDR56_BA0 100R R964 S270 R868 BC858B C
C1824 1 B1
DDR12_BA0 100R R930 DDR34_BA0 100R R947 DDR56_BA2 100R R963 BACKLIGHT_DIM_MFC S 6 3D_EN 1
4k7
2

Q100
100n 10V

2
C1794 C1807
DDR12_BA2 100R R929 DDR34_BA2 100R R946 U58

R871
100n 10V 100n 10V 2 GND VCC 5

1k
3V3_VCC C2317
C1827
DDR56_A03 100R R970 FSA3157 R873
C1797 C1804 100n 10V 3 B0
1 2
R936 R953
100R R969 BACKLIGHT_DIM A 4

1
DDR12_A03 100R DDR34_A03 100R DDR56_A00 100R
DDR12_A00 100R R935
100n 10V
DDR34_A00 100R R952
10V100n
DDR56_A05 100R R968 DIMMING 220p 8
R1
1

S269
C1829 50V
DDR12_A05 100R R934 DDR34_A05 100R R951 DDR56_A02 100R R967
C1799 C1802 100n 10V 1
S272
2
7 R2 2
DDR12_A02 100R R933 DDR34_A02 100R R950 S265
100n 10V 100n 10V C1826 BACKLIGHT_DIM_MFC
100n 10V S266 S268 R870 DIMMING
C1796 C1805 BACKLIGHT_DIM 1 2 Q98 6 R3 3
4k7

TP274
100n 10V 100n 10V C1825 BC848B
DDR56_RASB 100R R973
C1795 C1806 100n 10V C2319 5 R4 4
DDR12_RASB 100R R939 DDR34_RASB 100R R956 DDR56_CASB 100R R972 S267
100n 10V 100n 10V
DDR12_CASB 100R R938 DDR34_CASB 100R R955 DDR56_ODT 100R R971 100nC1828 MEGA_DCR_IN R869 C2328
C1798 C1803 10V 1 2

Q99
DDR12_ODT 100R R937 100n 10V DDR34_ODT 100R R954 100n 10V 220p
1
4k7
2
10u

2
C1831 BC848B 16V

R872
100n 10V 50V

10k
C1833 C1832 DDR6_CK 100R R976 C2318
100n 10V 100n 10V
DDR2_CK 100R R942 DDR4_CK 100R R959 DDR6_CKB 100R R975 100nC1830
C1800 C1801 10V 1 2

100R R941 100R R958 100R R974

1
DDR2_CKB 100n 10V DDR4_CKB 100n 10V DDR56_A10 220p 50V
D DDR12_A10 100R R940 DDR34_A10 100R R957 D
DDR56_CKE 100R
R240
DDR12_CKE 100R DDR34_CKE 100R R242
R241

RESET LEAKAGE TR..


DDR12_RESETB

DDRAB_RESETB
1k
R782 Q48
BC848B

R439
10k
TP149

DDR34_RESETB
E PANEL SUPPLY SWITCH E
DDRCD_RESETB
1k
12V_VCC PANEL_VCC R783 Q49
Q34 BC848B

R440
10k
2

1 FDS4685 8
C2250

R691
2

220n
25V
33k

2 7
1
3V3_VCC

3V3_VCC

3 6
R536
PANEL I2C BUFFERC1407 DDR56_RESETB
1 2 4 5 C1406 100n
47R 100n 16V R687 DDRGH_RESETB
16V R683 33k PANEL_VCC 1k
1
R692

33k PANEL_VCC R685 R781 Q47


1

33k
R441

R443

R690 5V_VCC 33k R686 BC848B


10k

10k

R438
10k
5V_VCC 33k R684 33k
2

33k R688
2

NC R689 3V3_VCC 33k


S138 R444 3V3_VCC
F 1 2 2
10k
1 Q53 33k F
BC848B
BSN20
Q88
BSN20
Q87

R442 S275
PANEL_VCC_ON/OFF
2
10k
1 Q52 C2018 SYS_SDA
BC848B S276
1n
50V
PAN_SCL
S130
SYS_SCL
TOUCHPAD_SCL
PAN_SDA
S131
TOUCHPAD_SDA VESTEL PROJECT NAME : 17mb100-r1 A3
SCH NAME :19 T. SHT:19
DRAWN BY :<YOUR NAME HERE> 25-10-2014_14:53
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
470uF 4V 470uF 4V
30081307 30081307
1V15_VCC
U30 MST7410DY
C2240 C2037 C2386 C1597C1598C1599C1600C1601C1602C1201C2036 C1603 T9 A8 J7 P17
VDDC_0 VSS_0 VSS_98 6 VSS_201

10u
100n

100n

100n

100n

100n

100n

100n
6V310u 6V3 U30

1u
1V15_VCC T10 VDDC_1 VSS_1 A15 J8 VSS_99 VSS_202 P18
100u 10V 100u T11 A17 J9 P19
U9
VDDC_2 VSS_2
A24 J10
VSS_100 VSS_203
P23 MST7410DY
Bottom Side VDDC_3 VSS_3 VSS_101 VSS_204
U10 VDDC_4 VSS_4 A26 J11 VSS_102 VSS_205 P24 D15 A_DDR3_A0 1 B_DDR3_A0 G29
AB_A0 CD_A0
U11 VDDC_5 VSS_5 A31 J12 VSS_103 VSS_206 P25 A12 A_DDR3_A1 B_DDR3_A1 E30
AB_A1 CD_A1
A 1V15_VCC V9 VDDC_6 VSS_6 B9 J13 VSS_104 VSS_207 P26
AB_A2
E12 A_DDR3_A2 B_DDR3_A2 C30
CD_A2 A
F39 220R AVDDL_MOD_MFC9 V10 VDDC_7 VSS_7 B14 J14 VSS_105 VSS_208 P27 E14 A_DDR3_A3 B_DDR3_A3 C32
C1604C1605C1606C1607C1608
AB_A3 CD_A3
V11 VDDC_8 VSS_8 B16 J15 VSS_106 VSS_209 R7 A11 A_DDR3_A4 B_DDR3_A4 J29
AB_A4 CD_A4

100n

100n

100n

100n

100n
W9 VDDC_9 VSS_9 B18 J16 VSS_107 VSS_210 R8 E10 A_DDR3_A5 B_DDR3_A5 B30
AB_A5 CD_A5
W10 VDDC_10 VSS_10 B23 J17 VSS_108 VSS_211 R9 B10 A_DDR3_A6 B_DDR3_A6 J28
Bottom Side AB_A6 CD_A6
W11 VDDC_11 VSS_11 B25 J18 VSS_109 VSS_212 R10 D11 A_DDR3_A7 B_DDR3_A7 G28
AB_A7 CD_A7
Y9 VDDC_12 VSS_12 B27 J19 VSS_110 VSS_213 R11 C10 A_DDR3_A8 B_DDR3_A8 F32
1V15_VCC AB_A8 CD_A8
Y10 VDDC_13 VSS_13 B32 J20 VSS_111 VSS_214 R12 E11 A_DDR3_A9 B_DDR3_A9 E29
AB_A9 CD_A9
F40 220R AVDDL_DRV_MFC9 Y11 VDDC_14 VSS_14 C11 J21 VSS_112 VSS_215 R13 D16 A_DDR3_A10 B_DDR3_A10 F30
C1609C1610C1611
AB_A10 CD_A10
AA9 VDDC_15 VSS_15 C12 J22 VSS_113 VSS_216 R14 AB_A11 C9 A_DDR3_A11 B_DDR3_A11 D31 CD_A11
100n

100n

100n AA10 C13 J23 R15 D13 F29


VDDC_16 VSS_16 VSS_114 VSS_217 AB_A12 A_DDR3_A12 B_DDR3_A12 CD_A12
AA11 VDDC_17 VSS_17 C20 J24 VSS_115 VSS_218 R16 A9 A_DDR3_A13 B_DDR3_A13 B31
Bottom Side AB_A13 CD_A13
AB9 VDDC_18 VSS_18 C21 J25 VSS_116 VSS_219 R17 E13 A_DDR3_A14 B_DDR3_A14 H28
AB_A14 CD_A14
AB10 VDDC_19 VSS_19 C22 J26 VSS_117 VSS_220 R18 E16 A_DDR3_A15 B_DDR3_A15 M28
1V15_VCC AB_A15 CD_A15
Bottom Side AB11 VDDC_20 VSS_20 C29 J27 VSS_118 VSS_221 R19 D14 A_DDR3_BA0 B_DDR3_BA0 D32
Bottom Side AB_BA0 CD_BA0
F41 220R DVDD_DDR_MFC9 AC8 VDDC_21 VSS_21 D28 J32 VSS_119 VSS_222 R20 E15 A_DDR3_BA1 B_DDR3_BA1 K28
C1612 C1202C2038 C1613 C1203C2039 4 AB_BA1 CD_BA1
AC9 VDDC_22 VSS_22 D30 K1 VSS_120 VSS_223 R24 B11 A_DDR3_BA2 B_DDR3_BA2 H29
AB_BA2 CD_BA2
10u

10u
100n

100n
1u

1u
AC10 E3 K7 R25
VDDC_23 U30 VSS_23
E26 K8
VSS_121 VSS_224
R26 C14 G31
VSS_24 VSS_122 VSS_225 AB_RASZ A_DDR3_RASZ B_DDR3_RASZ CD_RASZ
B close to ball M14,N14 close to ball N19,P20
U30 MST7410DY VSS_25 E27 K9 VSS_123 VSS_226 R27
AB_CASZ
B13 A_DDR3_CASZ B_DDR3_CASZ G30
CD_CASZ B
Bottom Side AB13 E28 K10 R31 D17 L28
1V15_VCC MST7410DY AC13
AVDDL_RX_0 VSS_26
F4 K11
VSS_124 VSS_227
T2
AB_WEZ
E17
A_DDR3_WEZ B_DDR3_WEZ
E31
CD_WEZ
AVDDL_RX_MFC9 AVDDL_RX_1 VSS_27 VSS_125 VSS_228 AB_ODT A_DDR3_ODT B_DDR3_ODT CD_ODT
F42 220R AVDDL_RX_MFC9 Y7 VSS_303 7 VSS_382 AE17 AC14 AVDDL_RX_2 VSS_28 F5 K12 VSS_126 VSS_229 T7 B12 A_DDR3_CKE B_DDR3_CKE K29
C1614 C2040 C1615
AB_CKE CD_CKE
Y8 VSS_304 VSS_383 AE18 VSS_29 F8 K13 VSS_127 VSS_230 T8 D12 A_DDR3_RESETB B_DDR3_RESETB C31
AB_RESET CD_RESET
10u
100n

100n

Y12 VSS_305 VSS_384 AE19 AVDDL_TX_P1_DVI_MFC9 VSS_30 F9 K17 VSS_128 VSS_231 T12 C15 A_DDR3_MCLK B_DDR3_MCLK J31
AB_MCLK CD_MCLK
Y13 VSS_306 VSS_385 AE21 AD13 AVDDL_HDMITX1/DVI_0 VSS_31 F11 K19 VSS_129 VSS_232 T13 A14 A_DDR3_MCLKZ B_DDR3_MCLKZ H30
AB_MCLKZ CD_MCLKZ
Y14 VSS_307 VSS_386 AE22 AD14 AVDDL_HDMITX1/DVI_1 VSS_32 F12 K21 VSS_130 VSS_233 T14 D10 A_DDR3_CSB1 B_DDR3_CSB1 A30
AB_CSB1 CD_CSB1
Y15 VSS_308 VSS_387 AE23 AE13 AVDDL_HDMITX1/DVI_2 VSS_33 F13 K23 VSS_131 VSS_234 T15 F10 A_DDR3_CSB2 B_DDR3_CSB2 D29
1V15_VCC AB_CSB2 CD_CSB2
Y18 VSS_309 VSS_388 AE24 AE14 AVDDL_HDMITX1/DVI_3 VSS_34 F14 K24 VSS_132 VSS_235 T16
F43 220R AVDDL_TX_P1_DVI_MFC9 Y19 VSS_310 VSS_389 AE25 VSS_35 F15 K25 VSS_133 VSS_236 T17 D22 A_DDR3_DQ0 B_DDR3_DQ0 R32
C1617 C2041 C1618 C1616 C1619
A_DQL0 C_DQL0
Y20 VSS_311 VSS_390 AE26 DVDD_DDR_MFC9 VSS_36 F16 K26 VSS_134 VSS_237 T18 D18 A_DDR3_DQ1 B_DDR3_DQ1 K30
A_DQL1 C_DQL5
10u
100n

100n

100n

100n

Y25 VSS_312 VSS_391 AE27 M14 DVDD_DDR_1V_0 VSS_37 F17 K27 VSS_135 VSS_238 T19 D23 A_DDR3_DQ2 B_DDR3_DQ2 T29
A_DQL2 C_DQL6
Y26 VSS_313 VSS_392 AE28 N14 DVDD_DDR_1V_1 VSS_38 F18 K31 VSS_136 VSS_239 T20 D19 A_DDR3_DQ3 B_DDR3_DQ3 K32
A_DQL3 C_DQL7
Y27 VSS_314 VSS_393 AE30 N19 DVDD_DDR_1V_2 VSS_39 F19 L4 VSS_137 VSS_240 T21 B21 A_DDR3_DQ4 B_DDR3_DQ4 R30
A_DQL4 C_DQL4
Y30 VSS_315 VSS_394 AF2 P20 DVDD_DDR_1V_3 VSS_40 F20 L5 VSS_138 VSS_241 T23 B15 A_DDR3_DQ5 B_DDR3_DQ5 M29
1V15_VCC AVDDL_TX_P0_DPCOMB_MFC9 A_DQL5 C_DQL3
AA3 VSS_316 VSS_395 AF4 VSS_41 F21 L6 VSS_139 VSS_242 T24 A21 A_DDR3_DQ6 B_DDR3_DQ6 R29
A_DQL6 C_DQL2
F44 220R AA7 VSS_317 VSS_396 AF5 AVDDL_MOD_MFC9 VSS_42 F22 L7 VSS_140 VSS_243 T25 C16 A_DDR3_DQ7 B_DDR3_DQ7 L29
C1621 C2042 C1622 C1620 C1623
A_DQL7 C_DQL1
AA8 VSS_318 VSS_397 AF6 L12 AVDDL_MOD_0 VSS_43 F23 L8 VSS_141 VSS_244 T26 E19 A_DDR3_DQ8 B_DDR3_DQ8 L31
A_DQU0 C_DQU0
10u

C C
100n

100n

100n

100n

AA12 VSS_319 VSS_398 AF7 L13 AVDDL_MOD_1 VSS_44 F24 L9 VSS_142 VSS_245 T27 D21 A_DDR3_DQ9 B_DDR3_DQ9 P29
A_DQU1 C_DQU1
AA13 VSS_320 VSS_399 AF8 M12 AVDDL_MOD_2 VSS_45 F25 L10 VSS_143 VSS_246 T32 E18 A_DDR3_DQ10 B_DDR3_DQ10 P28
A_DQU6 C_DQU2
AA14 VSS_321 VSS_400 AF9 M13 AVDDL_MOD_3 VSS_46 F26 L11 VSS_144 VSS_247 U7 B20 A_DDR3_DQ11 B_DDR3_DQ11 P31
A_DQU3 C_DQU3
AVDD_MOD_MFC9 AA15 VSS_322 VSS_401 AF10 AVDDL_DRV_MFC9 N13 AVDDL_MOD_4 VSS_47 F27 L14 VSS_145 VSS_248 U8 A_DQU4 D20 A_DDR3_DQ12 B_DDR3_DQ12 N29 C_DQU4
3V3_VCC AA18 AF11 M10 F28 L15 U12 E21 T28
VSS_323 VSS_402 AVDDL_DRV_0 VSS_48 VSS_146 VSS_249 A_DQU5 A_DDR3_DQ13 B_DDR3_DQ13 C_DQU5
F45 220R AA19 VSS_324 VSS_403 AF12 M11 AVDDL_DRV_1 VSS_49 F31 L16 VSS_147 VSS_250 U13 B17 A_DDR3_DQ14 B_DDR3_DQ14 N28
C2263 C2043 C1625 C1624 C1626 C1627 C1628
A_DQU2 C_DQU6
AA20 VSS_325 VSS_404 AF13 N10 AVDDL_DRV_2 VSS_50 G3 L17 VSS_148 VSS_251 U14 E20 A_DDR3_DQ15 B_DDR3_DQ15 R28
47u

A_DQU7 C_DQU7
10u

100n

100n

100n

100n

100n

AA25 VSS_326 VSS_405 AF14 N11 AVDDL_DRV_3 VSS_51 G4 L18 VSS_149 VSS_252 U15 C17 A_DDR3_DQM0 B_DDR3_DQM0 J30
A_DML C_DML
Bottom Side AA30 VSS_327 VSS_406 AF15 N12 AVDDL_DRV_4 VSS_52 G7 L19 VSS_150 VSS_253 U16 A20 A_DDR3_DQM1 B_DDR3_DQM1 P30
A_DMU C_DMU
AB7 VSS_328 VSS_407 AF16 VSS_53 G8 L20 VSS_151 VSS_254 U17
AB8 VSS_329 VSS_408 AF17 AVDDL_TX_P0_DPCOMB_MFC9 VSS_54 G9 L21 VSS_152 VSS_255 U18 A_DQSL B19 A_DDR3_DQS0 B_DDR3_DQS0 N31
C_DQSL
AB12 VSS_330 VSS_409 AF18 Y16 AVDDL_HDMITX0/DP11_0 VSS_55 G10 L22 VSS_153 VSS_256 U19 C19 A_DDR3_DQS0B B_DDR3_DQS0B N32
3V3_VCC VDDP_MFC9 A_DQSLB C_DQSLB
AB14 VSS_331 VSS_410 AF19 Y17 AVDDL_HDMITX0/DP11_1 VSS_56 G11 L24 VSS_154 VSS_257 U20 A18 A_DDR3_DQS1 B_DDR3_DQS1 M32
A_DQSU C_DQSU
F46 220R AB15 VSS_332 VSS_411 AF20 AA16 AVDDL_HDMITX0/DP11_2 VSS_57 G12 L25 VSS_155 VSS_258 U21 C18 A_DDR3_DQS1B B_DDR3_DQS1B M31
C2241 C2044 C1204 C1629 C1630 C1631 C1632
A_DQSUB C_DQSUB
AB16 VSS_333 VSS_412 AF21 AA17 AVDDL_HDMITX0/DP11_3 VSS_58 G13 L26 VSS_156 VSS_259 U22
10u

100n

100n

100n

100n

6V3
1u

AB17 VSS_334 VSS_413 AF22 VSS_59 G14 L27 VSS_157 VSS_260 U24 C28 A_DDR3_DQ16 B_DDR3_DQ16 AB32
100u B_DQL0 D_DQL0
AB18 VSS_335 VSS_414 AF23 AVDD_TX_P0_DPCOMB_MFC9 VSS_60 G15 L30 VSS_158 VSS_261 U25 C23 A_DDR3_DQ17 B_DDR3_DQ17 U28
B_DQL7 D_DQL1
AB19 VSS_336 VSS_415 AF24 Y23 AVDD_HDMITX0/DP33_0 VSS_61 G16 M2 VSS_159 VSS_262 U26 B29 A_DDR3_DQ18 B_DDR3_DQ18 AB31
B_DQL6 D_DQL2
AB20 VSS_337 VSS_416 AF25 Y24 AVDD_HDMITX0/DP33_1 VSS_62 G17 M4 VSS_160 VSS_263 U27 B22 A_DDR3_DQ19 B_DDR3_DQ19 V28
B_DQL5 D_DQL3
D AB21 VSS_338 VSS_417 AF26 AA24 AVDD_HDMITX0/DP33_2 VSS_63 G18 M5 VSS_161 VSS_264 U31
B_DQL4
A29 A_DDR3_DQ20 B_DDR3_DQ20 AC30
D_DQL4 D
VDDP_MFC9 AB25 VSS_339 VSS_418 AF30 VSS_64 G19 M6 VSS_162 VSS_265 V7 D24 A_DDR3_DQ21 B_DDR3_DQ21 T31
B_DQL3 D_DQL5
AB26 VSS_340 VSS_419 AG4 AVDD_MOD_MFC9 VSS_65 G20 M7 VSS_163 VSS_266 V8 B28 A_DDR3_DQ22 B_DDR3_DQ22 AC31
F47 220R AVDD_TX_P1_DVI_MFC9 B_DQL2 D_DQL6
C2045 C1634 C1633 C1635 AB30 VSS_341 VSS_420 AG5 AC18 AVDD_MOD33_0 VSS_66 G21 M8 VSS_164 VSS_267 V12 E22 A_DDR3_DQ23 B_DDR3_DQ23 T30
B_DQL1 D_DQL7
AC3 AG6 AC19 G22 M9 V13 E25 V29
10u

100n

100n

100n

VSS_342 VSS_421 AVDD_MOD33_1 VSS_67 VSS_165 VSS_268 B_DQU0 A_DDR3_DQ24 B_DDR3_DQ24 D_DQU0
AC6 VSS_343 VSS_422 AG7 AD19 AVDD_MOD33_2 VSS_68 G23 M15 VSS_166 VSS_269 V14 D27 A_DDR3_DQ25 B_DDR3_DQ25 Y29
B_DQU1 D_DQU1
AC7 VSS_344 VSS_423 AG8 AD18 AVDD_MOD33_3 VSS_69 G24 M22 VSS_167 VSS_270 V15 E24 A_DDR3_DQ26 B_DDR3_DQ26 W28
B_DQU2 D_DQU2
AC11 VSS_345 VSS_424 AG9 VSS_70 G25 M23 VSS_168 VSS_271 V16 B_DQU5 B26 A_DDR3_DQ27 B_DDR3_DQ27 Y31 D_DQU5
VDDP_MFC9 AC12 VSS_346 VSS_425 AG10 VDDP_MFC9 VSS_71 G26 M24 VSS_169 VSS_272 V17 D26 A_DDR3_DQ28 B_DDR3_DQ28 W29
B_DQU4 D_DQU4
AC15 VSS_347 VSS_426 AG11 AA23 VDDP33_0 VSS_72 G27 M25 VSS_170 VSS_273 V18 C27 A_DDR3_DQ29 B_DDR3_DQ29 AA31
F48 220R AVDD_TX_P0_DPCOMB_MFC9 B_DQU3 D_DQU3
C2046 C1637 C1636 C1638 AC16 VSS_348 VSS_427 AG12 AB22 VDDP33_1 VSS_73 G32 M26 VSS_171 VSS_274 V19 D25 A_DDR3_DQ30 B_DDR3_DQ30 Y28
B_DQU6 D_DQU6
AC17 AG13 AB23 H2 M27 V20 C26 W30
10u

100n

100n

100n

VSS_349 VSS_428 VDDP33_2 VSS_74 VSS_172 VSS_275 B_DQU7 A_DDR3_DQ31 B_DDR3_DQ31 D_DQU7
AC21 VSS_350 VSS_429 AG14 VSS_75 H6 M30 VSS_173 VSS_276 V21 E23 A_DDR3_DQM2 B_DDR3_DQM2 U29
B_DML D_DML
AC24 VSS_351 VSS_430 AG15 AVDD_TX_P1_DVI_MFC9 VSS_76 H7 N4 VSS_174 VSS_277 V22 A27 A_DDR3_DQM3 B_DDR3_DQM3 AA32
B_DMU D_DMU
AC25 VSS_352 VSS_431 AG16 AC20 AVDD_HDMITX1/DVI_0 VSS_77 H8 N5 VSS_175 VSS_278 V23
AC26 VSS_353 VSS_432 AG17 AD20 AVDD_HDMITX1/DVI_1 VSS_78 H9 N6 VSS_176 VSS_279 V24 C25 A_DDR3_DQS2 B_DDR3_DQS2 W32
B_DQSL D_DQSL
VDDP_MFC9 AD5 VSS_354 VSS_433 AG21 AE20 AVDD_HDMITX1/DVI_2 VSS_79 H10 N7 VSS_177 VSS_280 V25 B24 A_DDR3_DQS2B B_DDR3_DQS2B V30
B_DQSLB D_DQSLB
AD6 VSS_355 VSS_434 AG22 VSS_80 H11 N8 VSS_178 VSS_281 V26 C24 A_DDR3_DQS3 B_DDR3_DQS3 V31
F49 220R AVDD_ALLRX_MFC9 B_DQSU D_DQSU
C1639 C1205 AD7 VSS_356 VSS_435 AH1 AVDD_ALLRX_MFC9 VSS_81 H12 N9 VSS_179 VSS_282 V27 A23 A_DDR3_DQS3B B_DDR3_DQS3B U30
B_DQSUB D_DQSUB
E AD8 AH4 AC22 H13 N15 V32 E
100n

VSS_357 VSS_436 AVDD_RX33_0 VSS_82 VSS_180 VSS_283


1u

AD9 VSS_358 VSS_437 AH5 AC23 AVDD_RX33_1 VSS_83 H14 N16 VSS_181 VSS_284 W7 BA2, CSB1, CSB2 need GND shielding
AD10 VSS_359 VSS_438 AH6 AD22 AVDD_RX33_2 VSS_84 H15 N17 VSS_182 VSS_285 W8
3V3_VCC AD11 VSS_360 VSS_439 AH7 AD23 AVDD_RX33_3 VSS_85 H16 N18 VSS_183 VSS_286 W12
AD12 VSS_361 VSS_440 AH8 VSS_86 H17 N20 VSS_184 VSS_287 W13
F50 220R AVDD_PLL_MFC9
C2047 C1640 AD15 VSS_362 VSS_441 AH9 AVDD_PLL_MFC9 VSS_87 H18 N24 VSS_185 VSS_288 W14
AD16 AH13 AA22 H19 N25 W15
10u

100n

VSS_363 VSS_442 AVDD_XTAL33 VSS_88 VSS_186 VSS_289


AD17 VSS_364 VSS_443 AH14 Y21 AVDD_PLL33_0 VSS_89 H20 N26 VSS_187 VSS_290 W16
AD21 VSS_365 VSS_444 AH15 Y22 AVDD_PLL33_1 VSS_90 H21 N27 VSS_188 VSS_291 W17
AD24 VSS_366 VSS_445 AH16 VSS_91 H22 N30 VSS_189 VSS_292 W18
AD25 VSS_367 VSS_446 AH21 AVDD_DDR_MFC9 VSS_92 H23 P1 VSS_190 VSS_293 W19
AD26 VSS_368 VSS_447 AH22 M16 AVDD_DDR0_0 VSS_93 H24 P7 VSS_191 VSS_294 W20
1V5_VCC F224 AVDD_DDR_MFC9 AD30 VSS_369 VSS_448 AH30 M17 AVDD_DDR0_1 VSS_94 H25 P8 VSS_192 VSS_295 W21
AE3 VSS_370 VSS_449 AH32 M18 AVDD_DDR0_2 VSS_95 H26 P9 VSS_193 VSS_296 W22
60R C2238 C2048 C1642 C1641 C1643 C1644 AE4 VSS_371 VSS_450 AJ4 M19 AVDD_DDR0_3 VSS_96 H27 P10 VSS_194 VSS_297 W23
AE5 AJ5 M20 H31 P11 W24
10u

100n

100n

100n

100n

100u VSS_372 VSS_451 AVDD_DDR0_4 VSS_97 VSS_195 VSS_298


6V3 AE6 VSS_373 VSS_452 AJ14 M21 AVDD_DDR0_5 P12 VSS_196 VSS_299 W25
Bottom Side
AE7 VSS_374 VSS_453 AJ15 P13 VSS_197 VSS_300 W26
AE8 VSS_375 VSS_454 AJ16 AVDD_DDR_MFC9 P14 VSS_198 VSS_301 W27
F AVDD_DDR_MFC9 AE9 VSS_376 VSS_455 AJ21 N21 AVDD_DDR1_0 P15 VSS_199 VSS_302 W31 F
AE10 VSS_377 VSS_456 AJ22 N22 AVDD_DDR1_1 P16 VSS_200
C2239 C2049 C1646 C1645 C1647 C1648 AE11 VSS_378 VSS_457 AJ30 P21 AVDD_DDR1_2
AE12 AK10 P22
10u

100n

100n

100n

100n

100u VSS_379 VSS_458 AVDD_DDR1_3


AE15 AM6 R21
6V3 Bottom Side
AE16
VSS_380
VSS_381
VSS_459
R22
AVDD_DDR1_4
AVDD_DDR1_5 VESTEL PROJECT NAME : 17mb100-r1 A3
SCH NAME : MFC_POWER_GND T. SHT:1
DRAWN BY : <YOUR NAME HERE>
23-12-2014_20:09
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8

AB_MCLKZ

CD_MCLKZ
AB_MCLK

CD_MCLK
10V 10V 16V
10u 10u 100n 16V
C2270 C2272 C1244 100n

C1245
16V
100n
1V5_VCC 1 DDQ VTTREF 8
A U32 R739 A

R801

R802

R800

R799
C1246

56R

56R

56R

56R
TP63 2 VTT EN 7 100k 3V3_VCC
MP20073DH R341
DDR_VTT_MFC9 3 GND REF 6 22R 1V5_VCC
C1243 C2269 C2271
100n 10u 10u 4 VTTSEN VDRV 5 3V3_VCC
16V 10V 10V

C1242
AB_AVDD 16V 10n 16V 10n CD_AVDD C2265

100n
nc 4u7
nc
B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
10V
C1548 C1547
N3 N3
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
AB_A0 A0 CD_A0 A0
P7 A1 P7 A1
AB_A1 CD_A1 DDR_VTT_MFC9 DDR_VTT_MFC9
P3 A2 P3 A2
AB_A2 CD_A2
N2 N2
AB_A3
AB_A4
P8
A3
A4 VREF_DQ H1
A_REF_DQ
CD_A3
CD_A4
P8
A3
A4 VREF_DQ H1
C_REF_DQ R230 C1733 56R OLACAKR236 C1743 AB_AVDD
R751
1k A_REF_DQ
P2 A5 VREF_CA M8 P2 A5 VREF_CA M8 100R 100R
AB_A5 CD_A5 AB_A15 CD_A15
R8 A6 R8 A6
AB_A6 CD_A6 R616 R626 C1650 C1512

R750
R2 E3 R2 E3 100n 100n

1k
AB_A7 A7 DQL0 A_DQL0 CD_A7 A7 DQL0 C_DQL0 100R 10V 100R 10V 100n 1n
T8 A8 DQL1 F7 T8 A8 DQL1 F7 1 R1 8 1 R1 8 10V 50V
AB_A8 A_DQL1 CD_A8 C_DQL1 AB_A14 CD_A14
R3 F2 R3 F2 2 R2 7 2 R2 7
B AB_A9
L7
A9 DQL2
F8
A_DQL2 CD_A9
L7
A9 DQL2
F8
C_DQL2 AB_A8
3 R3 6 C1734
CD_A8
3 R3 6 C1744
B
AB_A10 A10/AP DQL3 A_DQL3 CD_A10 A10/AP DQL3 C_DQL3 AB_A11 CD_A11
R7 A11 DQL4 H3 R7 A11 DQL4 H3 4 R4 5 4 R4 5
AB_A11 A_DQL4 CD_A11 C_DQL4 AB_A6 CD_A6
N7 A12/BC DQL5 H8 N7 A12/BC DQL5 H8 R749
AB_A12 A_DQL5 CD_A12 C_DQL5 R617 100n R625 100n
T3 A13 DQL6 G2 T3 A13 DQL6 G2 100R 100R 1k B_REF_DQ
AB_A13 A_DQL6 CD_A13 C_DQL6 10V 10V AB_AVDD
DQL7 H7 DQL7 H7 1 R1 8 1 R1 8
A_DQL7 C_DQL7 AB_A1 CD_A1
J1 NC1 J1 NC1 2 R2 7 2 R2 7
AB_A4 CD_A4 C1649 C1511

R748
L1 D7 L1 D7 3 R3 6 C1735 3 R3 6 C1742

1k
NC2 DQU0 A_DQU0 NC2 DQU0 C_DQU0 AB_BA1 CD_BA1 100n 1n
M7 NC3 DQU1 C3 M7 NC3 DQU1 C3 4 R4 5 4 R4 5 10V 50V
AB_A15 A_DQU1 CD_A15 C_DQU1 AB_A10 CD_A10
L9 C8 L9 C8
T7
NC4 U34 DQU2
C2
A_DQU2
T7
NC4 U35 DQU2
C2
C_DQU2 R231 100n10V R235 100n10V
AB_A14 NC5 DQU3 A_DQU3 CD_A14 NC5 DQU3 C_DQU3 AB_CKE 100R C1736 CD_CKE 100R C1745
J9 A7 J9 A7
NC6 H5TQ2G63BFR-PB DQU4
A2
A_DQU4 NC6 H5TQ2G63BFR-PB DQU4
A2
C_DQU4 R232 R237
DQU5 A_DQU5 DQU5 C_DQU5 AB_MCLKZ 100R CD_MCLKZ 100R
AB_BA0
M2 BA0 DQU6 B8
A_DQU6 CD_BA0
M2 BA0 DQU6 B8
C_DQU6 R233 100n10V R234 100n10V R753
N8 BA1 DQU7 A3 N8 BA1 DQU7 A3 100R C1737 100R C1746 1k C_REF_DQ
AB_BA1 A_DQU7 CD_BA1 C_DQU7 AB_MCLK CD_MCLK CD_AVDD
M3 BA2 M3 BA2
AB_BA2 CD_BA2 R618 R624
DQSL_0 F3 DQSL_0 F3 C_DQSL 100R
A_DQSL 100n10V 100R 100n10V C1651 C1513

R752
J7 G3 J7 G3 1 R1 8 1 R1 8

1k
AB_MCLK CK_0 DQSL_1 A_DQSLB CD_MCLK CK_0 DQSL_1 C_DQSLB AB_A13 CD_A13 100n 1n
K7 CK_1 K7 CK_1 2 R2 7 2 R2 7 10V 50V
AB_MCLKZ CD_MCLKZ AB_RESET CD_RESET
B7 B7 3 R3 6 C1738 3 R3 6 C1747
C K9
DQSU_1
C7
A_DQSUB
K9
DQSU_1
C7
C_DQSUB AB_A9
4 R4 5
CD_A9
4 R4 5 C
AB_CKE CKE DQSU_0 A_DQSU CD_CKE CKE DQSU_0 C_DQSU AB_A7 CD_A7
L2 E7 L2 E7
R619 100n10V 100n10V
AB_CSB1 CS DML A_DML CD_CSB1 CS DML C_DML 100R R755
DMU D3 DMU D3 1 R1 8 100R 1k D_REF_DQ
A_DMU C_DMU AB_A2 CD_A2 R918
CD_AVDD
J3 RAS J3 RAS 2 R2 7 100R
AB_RASZ CD_RASZ AB_A5 CD_A5 R919
K3 CAS ODT K1 K3 CAS ODT K1 3 R3 6 C1739 100R C1748
AB_CASZ AB_ODT CD_CASZ CD_ODT AB_A0 CD_A0 C1652 C1514

R754
L3 L3 4 R4 5 R920

1k
AB_WEZ WE CD_WEZ WE AB_A3 CD_A3 100R 100n 1n
R921
VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9
R620 100n10V 100n10V 10V 50V
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
T2 RESET T2 RESET 100R
AB_RESET CD_RESET
240R L8 ZQ 240R L8 ZQ 1 R1 8 100R
AB_BA2 CD_BA2 R917
R810 R809 2 R2 7 100R
AB_A12 CD_A12 R916
3 R3 6 C1740 C1749
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9
AB_BA0 CD_BA0 100R
4 R4 5 R915

R621 100n10V 100n10V


100R
1 R1 8 100R
AB_WEZ C1741 CD_WEZ R914 C1750
2 R2 7 100R
AB_AVDD CD_AVDD AB_CASZ CD_CASZ R913
3 R3 6 100R
AB_RASZ CD_RASZ
4 R4 5 100n10V R912 100n10V
B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9

B2
D9
G7
K2
K8
N1
N9
R1
R9

A1
A8
C1
C9
D2
E9
F1
H2
H9
D AB_ODT CD_ODT 100R
R911 D
N3 N3
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
AB_A0 A0 CD_A0 A0
P7 A1 P7 A1
AB_A1 CD_A1
P3 A2 P3 A2
AB_A2 CD_A2
AB_A3
N2 A3 CD_A3
N2 A3
F53
Close to DDR Power Pin
BOTTOM
P8 H1 P8 H1 1V5_VCC AB_AVDD
AB_A4 A4 VREF_DQ B_REF_DQ CD_A4 A4 VREF_DQ D_REF_DQ 60R
P2 A5 VREF_CA M8 P2 A5 VREF_CA M8 C2052 C2053 C1724
AB_A5 CD_A5 C1710 C1709 C1717 C1716 C1715 C1714 C1713 C1712 C1711 C1726 C1725 100n
R8 A6 R8 A6 10u 10u 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
AB_A6 CD_A6 10V
R2 A7 DQL0 E3 R2 A7 DQL0 E3 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V
AB_A7 B_DQL0 CD_A7 D_DQL0
T8 A8 DQL1 F7 B_DQL1 T8 A8 DQL1 F7
AB_A8 CD_A8 D_DQL1
R3 A9 DQL2 F2 R3 A9 DQL2 F2 AB_AVDD
AB_A9 B_DQL2 CD_A9 D_DQL2
L7 A10/AP DQL3 F8 L7 A10/AP DQL3 F8
AB_A10 B_DQL3 CD_A10 D_DQL3 C1698 C1708 C1699 C1700 C1701 C1702 C1703 C1704 C1705 C1706 C1707 C1722 C1721 C1720
R7 A11 DQL4 H3 R7 A11 DQL4 H3 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
AB_A11 B_DQL4 CD_A11 D_DQL4
N7 A12/BC DQL5 H8 N7 A12/BC DQL5 H8 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V
AB_A12 B_DQL5 CD_A12 D_DQL5
T3 A13 DQL6 G2 T3 A13 DQL6 G2
AB_A13 B_DQL6 CD_A13 D_DQL6
DQL7 H7 DQL7 H7
B_DQL7 D_DQL7 AB_AVDD
J1 NC1 J1 NC1
L1 NC2 DQU0 D7 B_DQU0 L1 NC2 DQU0 D7 D_DQU0 C1732
C1687 C1688 C1689 C1690 C1691 C1692 C1693 C1694 C1695 C1696 C1697 C1723 C1731 100n
M7 C3 M7 C3
E AB_A15
L9
NC3 DQU1
C8
B_DQU1 CD_A15
L9
NC3 DQU1
C8
D_DQU1 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 10V E
T7
NC4 U37 DQU2
C2
B_DQU2
T7
NC4 U36 DQU2
C2
D_DQU2 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V
AB_A14 NC5 DQU3 B_DQU3 CD_A14 NC5 DQU3 D_DQU3
J9 A7 J9 A7
NC6 H5TQ2G63BFR-PB DQU4
A2
B_DQU4 NC6 H5TQ2G63BFR-PB DQU4
A2
D_DQU4 F52 BOTTOM
DQU5 B_DQU5 DQU5 D_DQU5 Close to DDR Power Pin CD_AVDD
M2 BA0 DQU6 B8 M2 BA0 DQU6 B8 1V5_VCC
AB_BA0 B_DQU6 CD_BA0 D_DQU6 60R
N8 BA1 DQU7 A3 N8 BA1 DQU7 A3 C2050 C2051 C1719
AB_BA1 B_DQU7 CD_BA1 D_DQU7 C1677 C1678 C1679 C1680 C1681 C1682 C1683 C1684 C1685 C1686 C1718 100n
M3 BA2 M3 BA2 10u 10u 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
AB_BA2 CD_BA2 10V
DQSL_0 F3 DQSL_0 F3 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V
B_DQSL D_DQSL
J7 CK_0 DQSL_1 G3 J7 CK_0 DQSL_1 G3
AB_MCLK B_DQSLB CD_MCLK D_DQSLB
K7 CK_1 K7 CK_1 CD_AVDD
AB_MCLKZ CD_MCLKZ
DQSU_1 B7 DQSU_1 B7
B_DQSUB D_DQSUB C1665 C1666 C1667 C1668 C1669 C1670 C1671 C1672 C1673 C1674 C1675 C1676 C1727 C1728
K9 CKE DQSU_0 C7 K9 CKE DQSU_0 C7 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
AB_CKE B_DQSU CD_CKE D_DQSU
10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V
L2 CS DML E7 L2 CS DML E7
AB_CSB2 B_DML CD_CSB2 D_DML
DMU D3 DMU D3
B_DMU D_DMU CD_AVDD
J3 RAS J3 RAS
AB_RASZ CD_RASZ
K3 CAS ODT K1 K3 CAS ODT K1 C1729
AB_CASZ AB_ODT CD_CASZ CD_ODT C1653 C1654 C1655 C1656 C1657 C1658 C1659 C1660 C1661 C1662 C1663 C1664 C1730 100n
L3 WE L3 WE 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n
AB_WEZ CD_WEZ 10V
VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9

VSS_10
VSS_11
VSS_12

VSSQ_1
VSSQ_2
VSSQ_3
VSSQ_4
VSSQ_5
VSSQ_6
VSSQ_7
VSSQ_8
VSSQ_9

F 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V F
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

T2 RESET T2 RESET
AB_RESET CD_RESET
240R L8 ZQ 240R L8 ZQ
R812 R811
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

VESTEL PROJECT NAME : 17mb100-r1 A3


SCH NAME :1 T. SHT:1
DRAWN BY :<YOUR NAME HERE> 16-07-2014_16:14
1 2 3 4 5 6 7 8 AX M
1 2 3 4 5 6 7 8
R46
4k7 C1574 NC AJ1 HDMI0_RXCP
VDDP_MFC9
NC AJ3 HDMI0_RXCN
MFC_RESET
C1429 TP64 NC AK3
100p 50V NC AJ2
HDMI0_RX0P
C2408
22p X4 10V 100nF Near to VIA2 NC AL3
HDMI0_RX0N
HDMI0_RX1P
10k VDDP_MFC9 AM11 RB0N VBY0N/LVA0P AH2 C2364 NC AK2 HDMI0_RX1N
50V TX_V0P/LA0P

R725
4 1 100n
AA28 AG20 NC AL11 AH3 C2363 NC AL1

1M
RESET VSYNC_LIKE_SPI2/I2C_HSC_SDA R1003 R1005 RB0P VBY0P/LVA0N 100n TX_V0N/LA0N HDMI0_RX2P
3 2 AH20 NC VSYNC_BS AK11 AG2 C2361 NC AL2
A C1428 S113 AM10
VSYNC_LIKE_SPI3/I2C_HSC_SCL 22R
C2394 AL12
RB1N VBY1N/LVA1P
AG3 100n
C2362
TX_V1P/LA1P HDMI0_RX2N A
24MHz XOUT R345 RB1P VBY1P/LVA1N 100n TX_V1N/LA1N
AL10 AC28 10V 100nF
XIN SPI1_CK/PWM2 22R R1028 BACKLIGHT_DIM_MFC AK12 RB2N VBY2N/LVA2P AF1 C2360
100n TX_V2P/LA2P
S112 SPI1_DI/PWM3 AB28 R1001 22R 3D_SYNC AL13 RB2P VBY2P/LVA2N AF3 C2359
22p 100n TX_V2N/LA2N
AH18 I2CS_SDA SPI2_CK/PWM0 AD29 22R SPI_XCS_BS AM13 RBCKN VBY3N/LVACKP AE1 C2357 NC AM3 HDMI1_RXCP
50V MFC_SDA 100n TX_V3P/LACLKP
AG19 I2CS_SCL SPI2_DI/PWM1 AC27 22R SPI_SDO_BS AK13 RBCKP VBY3P/LVACKN AE2 C2358 NC AM2 HDMI1_RXCN
MFC_SCL 100n TX_V3N/LACLKN
SPI3_CK/DIM10 AD27 NC R1002 C2390 C2391 AM14 RB3N VBY4N/LVA3P AD2 C2355 NC AL4 HDMI1_RX0P
10V 10V 100n TX_V4P/LA3P
MFC_MSDA AH19 AD28 NC R343 100nF 100nF SPI_SCL_BS AL14 AD3 C2356 NC AK4
I2SM_SDA SPI3_DI/DIM11 RB3P VBY4P/LVA3N 100n TX_V4N/LA3N HDMI1_RX0N
MFC_MSCL AJ20 I2CM_SCL SPI4_CK/DIM8 AF29 22R SPI_SDI_BS AK14 RB4N VBY5N/LVA4P AC2 C2354 NC AL5 HDMI1_RX1P
100n TX_V5P/LA4P
AE29 C2392 AL15 AC1 C2353 NC AK5
R103 SPI4_DI/DIM9 22R RB4P VBY5P/LVA4N 100n TX_V5N/LA4N HDMI1_RX1N
E7 R342 C2395 10V 100nF C2393 NC AL6
MFC_SPI_WP 1k GPIO0/UART2_TX HDMI1_RX2P
NC E8 AB27 10V 100nF 10V 100nF AB1 C2365 NC AM5
TP273 GPIO1/UART2_RX VSYNC_LIKE/PWM5 22R HSYNC_BS VBY6N/LVB0P 100n
TX_V6P/LB0P HDMI1_RX2N
R344 VDDP_MFC9 AK15 AB2 C2366 TX_V6N/LB0N
10k RC0N VBY6P/LVB0N 100n
D8 R1004 AL16 AB3 C2367
TP76 GPIO2/UART1_TX R424 RC0P VBY7N/LVB1P 100n TX_V7P/LB1P
TP77 D7 CHIP_VDET DIM0 AG24 10k R423 VDDP_MFC9 AM16 RC1N VBY7P/LVB1N AA2 C2368
100n TX_V7N/LB1N
DIM1 AH25 10k VDDP_MFC9 AK16 RC1P MOD_GPIO0 AD4 NCAJ31 HDMI2_RXCP
DIM2 AG25 10k VDDP_MFC9 AM17 RC2N MOD_GPIO1 AC4 Ferrite for LVDS / 100n fr VBy1 NCAK31 HDMI2_RXCN
AE32 AH26 AL17 AC5 S304 NCAH31
MFC_SPI_SCZ
4 R4 5 AD31
SPI_CSZ 3 DIM3
AG26 NC
R422 10k
AK17
RC2P LVB2P
AB4 S305 TX_LB2P
NCAJ32
HDMI2_RX0P
MFC_SPI_SCK
3 R3 6 AD32
SPI_SCK
U30 DIM4
AG27 NC
R425
AL18
RCCKN LVB2N
AB5 S307 TX_LB2N
NCAG31
HDMI2_RX0N
B MFC_SPI_SDI
2 R2 7 SPI_SDI DIM5 R421nc RCCKP LVBCKP S306 TX_LBCLKP HDMI2_RX1P B
AE31 AK18 AB6 NCAG30
MFC_SPI_SDO
1 R1 8 SPI_SDO MST7410DY 10k VDDP_MFC9
AL19
RC3N LVBCKN
AA6 S308 TX_LBCLKN
NCAF32
HDMI2_RX1N
10R RC3P LVB3P S309 TX_LB3P/HTPD HDMI2_RX2P
R793 NC AB29 INT_R21/HDMIRX_5VDET AM19 RC4N LVB3N Y6
TX_LB3N/LOCK
NCAF31 HDMI2_RX2N
NC AA29 F7 NC AK19 AA5 S311
INT_R20/3D_FLAG GPIO43 RC4P LVB4P S310 TX_LB4P 5
GPIO44 E6 NC 2 LVB4N AA4
TX_LB4N
GPIO45 D6 NC U30
GPIO46 F6 NC U30 LVC0P Y5 MST7410DY
D5 E5 NC W4 NCAJ10
3D_SYNC_O 33R IRE/UART1_RX GPIO47
E4 NC
MST7410DY LVC0N
W5 NCAJ11
HDMI0_TXSCL
R299 GPIO48 LVC1P HDMI0_TXSDA
1

GPIO49 D4 NC C2344 AM20 VBY1_RXM[0] LVC1N W6 NC AM7 HDMI0_TXCP


G6_V0N_MFC 100n
4k7
R48

D3 NC C2343 AL20 U5 NC AK7


TP78

GPIO50 G6_V0P_MFC 100n


VBY1_RXP[0] LVC2P HDMI0_TXCN
AA26 TESTPIN C2342 AK20 VBY1_RXM[1] LVC2N V4 NC AK8 HDMI0_TX0P
G6_V1N_MFC 100n C2341
AJ6 GND_EFUSE GPIO18 AJ7 NC AL21 VBY1_RXP[1] LVCCKP Y2 NC AL7 HDMI0_TX0N
G6_V1P_MFC 100n
GPIO19 AJ8 NC C2340 AK21 VBY1_RXM[2] LVCCKN Y1 NC AK9 HDMI0_TX1P
G6_V2N_MFC/V0N/LA0N 100n
HDMI1_RXSCL/GPIO20 AJ9 NC C2339 AL22 VBY1_RXP[2] LVC3P Y3 NC AL8 HDMI0_TX1N
G6_V2P_MFC/V0P/LA0P 100n
NC AJ24 NC_1 HDMI1_RXSDA/GPIO21 AH10 NC C2337 AM22 VBY1_RXM[3] LVC3N W1 NC AM9 HDMI0_TX2P
G6_V3N_MFC/V1N/LA1N 100n
NC AJ25 NC_2 HDMI1_RXHPD/GPIO22 AH11 NC C2338 AK22 VBY1_RXP[3] LVC4P W2 NC AL9 HDMI0_TX2N
G6_V3P_MFC/V1P/LA1P 100n
HDMI1_RXCEC/GPIO23 AH12 NC G6_V4N_MFC/V2N/LA2N C2334 AM23 VBY1_RXM[4] LVC4N W3
100n
AJ12 NC G6_V4P_MFC/V2P/LA2P C2333 AL23
C HDMI0_TXCEC/GPIO24
AJ13 NC C2336
100n
AK23
VBY1_RXP[4]
V2 C
HDMI0_TXHPD/GPIO25 G6_V5N_MFC/V3N/LACLKN 100n
VBY1_RXM[5] LVD0P
C2335 AL24 VBY1_RXP[5] LVD0N V3 NCAF28 HDMI1_TXSCL
G6_V5P_MFC/V3P/LACLKP 100n
HDMI2_RXSCL/GPIO4 AH28 NC C2332 AK24 VBY1_RXM[6] LVD1P U2 NCAF27 HDMI1_TXSDA
G6_V6N_MFC/V4N/LA3N 100n
HDMI2_RXSDA/GPIO5 AH29 NC C2331 AL25 VBY1_RXP[6] LVD1N U1 NCAL29 HDMI1_TXCP
G6_V6P_MFC/V4P/LA3P 100n
HDMI0_RXSCL/GPIO6 AJ17 NC C2329 AM25 VBY1_RXM[7] MOD_GPIO2 V6 NCAM29 HDMI1_TXCN
G6_V7N_MFC/V5N/LA4N 100n
HDMI0_RXSDA/GPIO7 AJ18 NC C2330 AK25 VBY1_RXP[7] MOD_GPIO3 V5 NCAL30 HDMI1_TX0P
G6_V7P_MFC/V5P/LA4P 100n
HDMI0_RXCEC/GPIO8 AH17 NC C2346 AM26 VBY1_RXM[8] LVD2P U3 NCAK29 HDMI1_TX0N
G6_OSD0N/V6N/LB0N 100n
HDMI0_RXHPD/GPIO9 AG18 NC C2345 AL26 VBY1_RXP[8] LVD2N T1 NCAL31 HDMI1_TX1P
G6_OSD0P/V6P/LB0P 100n
HDMI2_RXCEC/GPIO10 AG28 NC C2347 AK26 VBY1_RXM[9] LVDCKP U6 NCAK30 HDMI1_TX1N
G6_OSD1N/V7N/LB1N 100n
HDMI2_RXHPD/GPIO11 AG29 NC C2348 AL27 VBY1_RXP[9] LVDCKN T4 NCAL32 HDMI1_TX2P
G6_OSD1P/V7P/LB1P 100n
RXHTPDN_OSD/GPIO12 AJ23 C2350 AK27 VBY1_RXM[10] LVD3P T5 NCAM31 HDMI1_TX2N
G6_OSD2N/LB2N 100n
RXHTPDN_VID/GPIO13 AH23 C2349 AL28 VBY1_RXP[10] LVD3N T6
G6_OSD2P/LB2P 100n
HDMI1_TXCEC/GPIO14 AJ26 NC C2351 AM28 VBY1_RXM[11] LVD4P R5
G6_0SD3N/LBCLKN 100n
RXLOCKN_OSD/GPIO15 AG23 C2352 AK28 VBY1_RXP[11] LVD4N R4
G6_OSD3P/LBCLKP 100n
RXLOCKN_VID/GPIO16 AH24
AJ29 NC C1 R6 CN61
HDMI1_TXHPD/GPIO17 LVG0P MOD_GPIO4 PANEL_VCC
C2 LVG0N MOD_GPIO5 P4 1
K5 LVG1P MOD_GPIO6 P5 F211 60R
G6_LB3N/V_LOCK
G6_LB4N/OSD_LOCK
G6_LB3P/V_HTPD
G6_LB4P/OSD_HTPD

K4 P6
D K6
LVG1N MOD_GPIO7
Ferrite for LVDS / 100n fr VBy1 2 D
LVG2P F212 60R
J4 LVG2N VBY8N/LVE0P T3 C1752 3
100n VBY1_8N/LE0P
J5 LVGCKP VBY8P/LVE0N R2 C1753 F213 60R
100n VBY1_8P/LE0N
J6 R3
MFC SERIAL FLASH (4MB) G6
LVGCKN VBY9N/LVE1P
P2
C1755
100n
C1754
VBY1_9N/LE1P 4
LVG3P VBY9P/LVE1N 100n VBY1_9P/LE1N F214 60R
D17 G5 LVG3N VBY10N/LVE2P P3 C1756 5
100n VBY1_10N/LE2P
H5 N1 C1757
3V3_VCC
1N5819
TEST POINTS H4
LVG4P
LVG4N
VBY10P/LVE2N
VBY11N/LVECKP N2 C1759
100n
100n VBY1_10P/LE2N
VBY1_11N/LECLKP 6
C2406
100n
F215 60R
C2407
1
TP73 N3 C1758 10V 100n
VBY11P/LVECKN 100n VBY1_11P/LECLKN 10V
TP102 TX_V0N/LA0N B1 M3 C1761
C1751 LVH0P VBY12N/LVE3P 100n VBY1_12N/LE3P 7
TP93 TX_V0P/LA0P B2 L2 C1760
TP68 100n LVH0N VBY12P/LVE3N 100n VBY1_12P/LE3N
MFC_SPI_SCZ TP94 TX_V1N/LA1N A2 L1 C1762
10V LVH1P VBY13N/LVE4P VBY1_13N/LE4P 8
R419

U25 TP95 100n


10k

4k7
R47

TX_V1P/LA1P C3 LVH1N VBY13P/LVE4N L3 C1763


VBY1_13P/LE4N
MFC_SPI_SDO MX25L512 TP96 TX_V2N/LA2N A3 MOD_GPIO10
100n
9
1 8 TP97 TX_V2P/LA2P B3 K2 C1764
TP72 CS# VCC MOD_GPIO11 VBY14N/LVF0P 100n VBY1_14N/LF0P
2 7 TP98 TX_V3N/LACLKN C4 K3 C1765
SO HOLD# TP65 LVH2P VBY14P/LVF0N 100n VBY1_14P/LF0N 10
3 6 MFC_SPI_SCK TP99 TX_V3P/LACLKP B4 J2 C1767
WP# SCLK LVH2N VBY15N/LVF1P 100n VBY1_15N/LF1P
4 5 MFC_SPI_SDI TP100 TX_V4N/LA3N C5 J3 C1766
GND SI LVHCKP VBY15P/LVF1N VBY1_15P/LF1N
R420

TP101 100n CN64


10k

TX_V4P/LA3P B5 H1
E TP66 LVHCKN VBY16N E
TP71

TP83 TX_V5N/LA4N A5 H3 VSYNC_BS


TP67 LVH3P VBY16P 1
TP92 1k F203
MFC_SPI_WP

TX_V5P/LA4P C6 LVH3N VBY17N/LVF2P G1


TP91 TX_V6N/LB0N MFC_LB3N/LOCK TX_LF2P
A6 G2 1k F204
TP90 TX_V6P/LB0P VBY_LOCKN/LVH4P VBY17P/LVF2N TX_LF2N R1009HSYNC_BS 2
B6 F2 1k F205 2 1
VBY_HTPDN/LVH4N VBY18N/LVFCKP TX_LFCLKP 10k
TP89 TX_V7N/LB1N F3 1k F206
MFC_LB3P/HTPD VBY18P/LVFCKN TX_LFCLKN VDDP_MFC9 R1008 3
TP88 TX_V7P/LB1P C7 E2 1k F207 2 1
MOD_GPIO12 VBY19N/LVF3P 10k
1

TP87 TX_LF3P
TX_LB2N B7 E1 1k F208
MOD_GPIO13 VBY19P/LVF3N 4
10k
10k

TP86 TX_LF3N SPI_SCL_BS


TX_LB2P C8 D1 1k F209
MOD_GPIO14 LVF4P TX_LF4P
R898

TP85
R899

TX_LBCLKN B8 D2 1k F210
MOD_GPIO15 LVF4N TX_LF4N SPI_SDI_BS 5
2

TP84 TX_LBCLKP
TP82 TX_LB3N/LOCK
C1430 SPI_SDO_BS 6
TP81 TX_LB3P/HTPD
3V3_VCC
3V3_VCC

TP80 TX_LB4N
SPI_XCS_BS 7
22p50V R238 TP79 TX_LB4P
MFC_SDA 100R SYS_SDA
8
R239
MFC_SCL 100R SYS_SCL R1006
C1431 VDDP_MFC9 2
10k
1

R1007
F VDDP_MFC9 22p50V TP70 2
10k
1 F
TP69 S114
3 MFC_SDA LOCAL DIM /BACKLIGHT SCANNING
R794

R795

S115
4k7

4k7

2 MFC_SCL

TP74
S116
1
CN72
bottom olacak
VESTEL PROJECT NAME : 17mb100-r1 A3
1
MFC_MSCL SCH NAME :1 T. SHT:1
S117 MFC I2C DEBUG CONN.
TP75 1
MFC_MSDA DRAWN BY :<YOUR NAME HERE> 25-12-2014_16:44
1 2 3 4 5 6 7 8 AX M

You might also like