Professional Documents
Culture Documents
Abstract - This paper presents a detailed study interconnects leading to the production of CMOS
of the present VLSI technological aspects, process with effective line widths of less than 120 nm.
importance and their replacement or combination In spite of advances this industry and research, a threat
with the Nanotechnology in the VLSI world of to economic issues holds as the continuing scaling of
silicon semiconductors. Here authors bring out Silicon transistors brings about a new, exciting
the nanotechnology in Silicon world which era of nano-scale technology to silicon foundries.
invariably means shrinking geometry of CMOS
devices to nano scale. This also refers to a new
world of nanotechnology where chemists are II. Nanotechnology and CAEN
working in manufacturing of carbon nanotubes ,
nano devices of varius materials of nano Chemically assembled electronic
dimensions without even knowing how this could
Nanotechnology (CAEN), a form of electronic
change the whole world of Si and CMOS
nanotechnology (EN), that uses Self-alignment to
technology and the world we live in.
construct electronic circuits out of Nanometer-
scale devices. CAEN devices are a promising
Index Terms alternative to CMOS-based devices;
Silicon wafer, Nanotechnology, SOI, Nanowires, particularly CMOS based reconfigurable
Foundry, CAEN, Carbon nanotubes.
devices [2]. Following International
Technology Roadmaps for Semiconductor
I. Introduction (ITRS), advanced silicon foundries are
manufacturing a full spectrum of integrated-
The VLSI technology means 10s of millions circuit products down to 90-nm technology node
of CMOS transistors in microns on a today. A few companies like IBM and INTEL
silicon wafer of a few cm dimensions. have launched a few chips using 65 nm
GaAs devices also are found in a few technologies, eg. Quad core processor using
applications but Si dominates the VLSI chips. 65nm [7] . At this stage, many of the device
The Moore‟s law continues to hold good with the characteristics are no longer a straightforward
continuous advances in the VLSI technology extension of past generations. Scaling is beyond
and design issues. Also different materials simple shrinking of 3D physical dimensions of
are replacing the conventional silicon wafers and devices; it involves the changing, or „straining‟,
aluminum metal interconnects to achieve more of the atomic spacing to alter the Silicon
density per chip to cope up with the electronic properties for better performance.
miniaturization in the technology and it is
believed that their might be a dead end to the
CMOS technology in future if we try to keep on
going with this trend [1]. Silicon wafers have
been replaced with the Silicon-on-Insulator and
low k-dielectric cost of chip masks and
next-generation fabrication plants totally
replacing today‟s foundries and copper
1
IEEE National Conference on Advanced VLSI/DSP, Bangalore, 2008
A. SOI Wafers
2
IEEE National Conference on Advanced VLSI/DSP, Bangalore, 2008