Reg. No.

5
Question Paper Code: J7604

31
M.E. DEGREE EXAMINATION, JUNE 2010

Second Semester

Applied Electronics

AP9221 — ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

(Common to M.E. – VLSI Design)

(Regulation 2009)

Time : Three hours Maximum : 100 Marks

5
Answer ALL Questions

PART A — (10 × 2 = 20 Marks)

31
1. Compare strong and weak inversions in MOS transistors.

2. What are the short channel effects in MOS transistors?

3. What is the need for startup circuit in supply independent self biased circuits?

4. What is the principle behind band gap referenced circuit?

5. How does one improve the slew rate in operational amplifier?

6. What are the reasons for drop in gain at high frequencies in operational
amplifier?
5

7. What is the limitation in emitter coupled pair as an analog multiplier?

8. Define noise figure and noise bandwidth.

9. Why is source degeneration rarely used in MOS current mirrors?

31

10. What are the advantages of folded cascode MOS op-amps?

 PART B — (5 × 16 = 80 Marks)

5
11. (a) Explain with necessary diagrams the depletion region of a Pn junction
and derive an expression for the total voltage across the junction.

Or
(b) Derive the expression for the small signal circuit elements of MOS

31
transistor and draw the small signal model of a MOS transistor in active
Region.

12. (a) Design a self biased VBE reference circuit with necessary diagrams and
test the supply independence and temperature independence of the
output current.

Or

(b) Derive the expression for CMRR of an emitter coupled differential

amplifier with active load.

13. (a) Analyse the bias circuit for 741 op-amp and calculate the currents in
transistors and describe the function performed by transistors in the
input stage of 741 op-amp.

(b)
5 Or

Obtain the complete op-amp noise representation using simplified

schematic of 741 op-amp input stage.
31
14. (a) Draw Gilbert Multiplier circuit and prove that the output current is
proportional to the product of the input voltages.

Or

(b) (i) Draw the block diagram of phase locked loop and explain the
function of each block. (8)
(ii) Draw the noise models of Integrated circuit components and list the
sources of noise. (8)

15. (a) Explain the working of two stage MOS operational amplifier with
necessary diagrams.

Or
5

(b) Write notes on

(i) MOS Wilson current mirror.
(ii) MOS active cascode operational amplifiers.
31

———————

2 J 7604