CMOS Logic Design Chapter Summary

Chapter 7 Complementary MOS (CMOS) Logic Design
Microelectronic Circuit Design

Richard C. Jaeger Travis N. Blalock
Jaeger/Blalock 10/15/03
McGraw-Hill
Chapter Goals
Introduce CMOS logic concepts Explore the voltage transfer characteristics CMOS inverters Learn to design basic and complex logic gates Discuss static and dynamic power in CMOS logic Present expressions for dynamic performance of CMOS logic devices Present noise margins for CMOS logic Introduce dynamic logic and domino CMOS logic techniques Introduce design techniques for cascade buffers Explore layout of CMOS logic gates Discuss the concept of latchup
McGraw-Hill
CMOS Inverter Technology

Complementary MOS, or CMOS, needs both PMOS and NMOS devices for their logic gates to be realized The concept of CMOS was introduced in 1963 by Wanlass and Sah, but it did not become common until the 1980s as NMOS microprocessors were dissipating as much as 50 W and alternative design technique was needed CMOS still dominates digital IC design today
McGraw-Hill
CMOS Inverter Technology

The CMOS inverter consists of a PMOS stacked on top on a NMOS, but they need to be fabricated on the same wafer To accomplish this, the technique of n-well implantation is needed as shown in the figure which shows the crosssection of a CMOS inverter
McGraw-Hill
CMOS Inverter
(a) Circuit schematic for a CMOS inverter (b) Simplified operation model with a high input applied (c) Simplified operation model with a low input applied
Jaeger/Blalock 10/15/03 McGraw-Hill
CMOS Inverter Operation

When vI is pulled high (VDD), the PMOS inverter is turned off, while the NMOS is turned on pulling the output down to VSS When vI is pulled low (VSS), the NMOS inverter is turned off, while the PMOS is turned on pulling the output up to VDD
McGraw-Hill
CMOS Inverter Layout

Two methods of laying out a CMOS inverter are shown The PMOS transistors lie within the n-well, whereas the NMOS transistors lie in the psubstrate Polysilicon is used to form common gate connections, and metal is used to tie the two drains together
McGraw-Hill
Static Characteristics of the CMOS Inverter

The figure shows the two modes of static operation with the circuit and simplified models Notice that VH = 5V and VL = 0V, and that ID = 0A which means that there is no static power dissipation
CMOS Voltage Transfer Characteristics

The VTC shown is for a CMOS inverte r that is symmetrical (KP = KN) Region 1: vO = VH vI < VTN Region 2: |vDS| |vGS VTP| Region 4: vDS vGS VTN Region 5: vO = VL vI > VDD |VTP|
McGraw-Hill

Simulation result shows the varying VTC of the inverter as VDD is changed. Minimum voltage supply: 2VTln(2)
McGraw-Hill

The simulation result shows the varying VTC of the inverter as KN/KP = KR is changed For KR > 1 the NMOS current drive is greater and it forces vI < VDD/2 For KR < 1 the PMOS current drive is greater and it forces vI > VDD/2
McGraw-Hill
Noise Margins for the CMOS Inverter
Noise margins are defined by the regions shown in the figure
McGraw-Hill
Noise Margins for the CMOS Inverter
McGraw-Hill
Propagation Delay Estimate
The two modes of capacitive charging that contribute to propagation delay

Propagation Delay Estimate
P LH = RON p C ln 4
VDD + VT P VH
2VT P V H + VT P
For symmetrical inverter (W/L)P = 2.5(W/L)N, PLH = PHL

Rise and Fall Times

The rise and fall times are given by the following expressions:
McGraw-Hill
Reference Inverter Example

Design a reference inverter to achieve a delay of 250ps with a 0.1pF load given the following information:
McGraw-Hill

Assuming the inverter is symmetrical and using the values given in Table 7.1:
McGraw-Hill

Solving for RonN:
Then solve for the transistor ratios:
McGraw-Hill
Delay of Cascaded Inverters

Ideal step used to derive previous delay equations, but this is not possible to implement Using the following circuit in SPICE, it is possible to deduct more accurate equations
McGraw-Hill
Delay of Cascaded Inverters

The output of the previous circuit looks is shown below. Delay for the non-ideal step input ~ twice than the ideal case
McGraw-Hill
Static Power Dissipation

CMOS logic: no static power dissipation DC current driving a capacitive load is zero This is not completely accurate since MOS transistors have leakage currents associated with the reverse-biased drain-to-substrate connections
McGraw-Hill
Dynamic Power Dissipation

Two components contribute to dynamic power dissipation: Capacitive load charging at a frequency f given by: PD = CVDDf Current flowing through both N- and PMOS that occurs during switching which can be seen in the figure Peak current occurs when vi = vout=VDD/2 for symmetrical design
McGraw-Hill
Power-Delay Product
The power-delay product is given as:
The figure shows a symmetrical inverter switching waveform
McGraw-Hill
CMOS NOR Gate
CMOS NOR gate implementation

Reference Inverter
CMOS NOR Gate Sizing

Size transistors to keep delay times the same as the reference inverter.
the on-resistance on the PMOS branch of the NOR gate must be the same as the reference inverter For a two-input NOR gate, the (W/L)p must be made twice as large
McGraw-Hill
CMOS NOR Gate Body Effect

Since the bottom PMOS body contact is not connected to its source, its threshold voltage changes as VSB changes during switching
Once vO = VH is reached, the bottom PMOS is not affected by body effect, thus the total on-resistance of the PMOS branch is the same However, the rise time is slowed down due to |VTP| being a function of time
Two-Input NOR Gate Layout
McGraw-Hill
Three-Input NOR Gate Layout

It is possible to extend this same design technique to create multiple input NOR gates
McGraw-Hill
Shorthand Notation for NMOS and PMOS Transistors
McGraw-Hill
CMOS NAND Gates
CMOS NAND gate implementation

Reference Inverter
CMOS NAND Gates Sizing

The same rules apply for sizing the NAND gate as the did for the NOR gate, except for now the NMOS transistors are in series The (W/L)N will be twice the size of the reference inverters NMOS
McGraw-Hill
Multi-Input CMOS NAND Gates
McGraw-Hill
Complex CMOS Logic Gate Design Example

Design a CMOS logic gate for (W/L)p,ref=5/1 and for (W/L)n,ref=2/1 that exhibits the function: Y = A + BC +BD By inspection (knowing Y), the NMOS branch of the gate can drawn as the following with the corresponding graph, while considering the longest path for sizing purposes:
McGraw-Hill

By placing nodes in the interior of each arc, plus two more outside the graph for VDD (3) and the complementary output (2), the PMOS branch can be realized as shown on the left figure Connect all of the nodes in the manner shown in the right figure, and the NMOS arc that PMOS arc intersects have the same inputs
McGraw-Hill

From the PMOS graph, the PMOS branch can now be drawn for the final CMOS logic gate while once again considering the longest PMOS path for sizing
McGraw-Hill
Complex CMOS Gate with a Bridging Transistor Design Example

Design a CMOS gate that implements the following logic function using the same reference inverter sizes as the previous example: Y = AB +CE + ADE + CDB The NMOS branch can be realized in the following manner using bridging NMOS D to implement Y. The corresponding NMOS graph is shown to the right.
McGraw-Hill

By using the same technique as before, the PMOS graph can now be drawn
McGraw-Hill

By using the PMOS graph the PMOS branch can now be realized as the one shown on the left. The longest path was used to select sizing.
McGraw-Hill
P7.58
McGraw-Hill
P7.59
McGraw-Hill
P7.46
McGraw-Hill
P.7.63
Design a CMOS logic gate that implements the following function Y=(ABC+DE) Based on the CMOS reference inverter. Select transistor sizes to obtain the same delay.
McGraw-Hill
P.7.64
Design CMOS L.G. to implement
Y=[A(B+C(D+E))] Select sizes to obtain same delay as reference inverter.
McGraw-Hill
Minimum Size Gate Design and Performance

With CMOS technology, there is a area/delay tradeoff that needs to be considered If minimum feature sized are used for both devices, then the PLH will be decreased compared to the symmetrical reference inverter
McGraw-Hill
Minimum Size Complex Gate and Layout

The following shows the layout of a complex minimum size logic gate
McGraw-Hill
Practice Problems
Chapter 7 probs. 8, 9, 11, 14, 15, 16, 17, 23, 28, 35, 57 to 69, 75, 77, 79, 81 to 84
McGraw-Hill
Dynamic Domino CMOS Logic

technique to help decrease power in MOS logic circuits is dynamic logic uses pre-charge and evaluation phases that are controlled by a system clock to eliminate the dc current path in single channel logic circuits Early MOS logic required multiphase clocks to accomplish this, but CMOS logic can be operated dynamically with a single clock
McGraw-Hill

The figure demonstrates the basic concept of domino CMOS logic operation
McGraw-Hill
Simple Dynamic Domino Logic Circuit
McGraw-Hill

Domino CMOS circuits only produce true logic outputs To overcome this problem use with registers that have both true and complemented output to complete the function
McGraw-Hill

P7.75 (a) draw a diagram of a dynamic domino CMOS logic OR gate (b) same for AND P7.82 Draw a dynamic domino CMOS logic circuit that implements Z=AB+CD
McGraw-Hill
Cascade Buffers
- Sometimes large capacitances (CL~50pF) must be driven - use even numbers of inverters to drive load
McGraw-Hill
Cascade Buffers
The taper factor determines the increase of the cascaded inverters size in manner shown of the previous image.
where Co is the unit inverters load capacitance The delay of the cascaded buffer is given by the following: o is the unit
inverters propagation delay
For optimum value of N, set to 0 and solve;

McGraw-Hill
Optimum Design of Cascaded Stages

Optimum cascaded buffer But: you MUST use integer N - below or above NOPT (NI) that gives lower
McGraw-Hill
Example 7.4
Design a cascade buffer to drive a load cap of 50pF if C0=50 fF. Find overall delay for a 3.3-V supply with VTN= 0.75V and VTP= -0.75V
McGraw-Hill
The CMOS Transmission Gate

CMOS transmission gate (T-gate): useful circuits for both analog and digital applications Acts as a switch that can operate up to VDD and down to VSS
McGraw-Hill
The CMOS Transmission Gate

Needs to consider the equivalent on-resistance which is given by the following expression:
McGraw-Hill
CMOS Latchup
There is one major downfall to the CMOS logic gate Latchup There are many safeguards that are done during fabrication to suppress this, but it can still occur under certain transient or fault conditions
McGraw-Hill
CMOS Latchup
Latchup occurs due parasitic bipolar transistors that exist in the basic inverter as shown below
McGraw-Hill
CMOS Latchup
The configuration of these bipolar transistors create a positive feedback loop, and will cause the logic gate to latchup as shown to the left By using heavily doped material where Rn and Rp exist, there resistance will be lowered thereby reducing the chance of latchup occurring
End of Chapter 7
McGraw-Hill

CMOS Logic Design Chapter Summary

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

CMOS Logic Design Chapter Summary

Uploaded by

Copyright:

Available Formats

Chapter 7 Complementary MOS (CMOS) Logic Design

Microelectronic Circuit Design

CMOS Inverter Technology

CMOS Inverter Technology

CMOS Inverter Operation

CMOS Inverter Layout

Static Characteristics of the CMOS Inverter

CMOS Voltage Transfer Characteristics

CMOS Voltage Transfer Characteristics

CMOS Voltage Transfer Characteristics

Noise Margins for the CMOS Inverter

Noise margins are defined by the regions shown in the figure

Noise Margins for the CMOS Inverter

Propagation Delay Estimate

The two modes of capacitive charging that contribute to propagation delay

Propagation Delay Estimate

For symmetrical inverter (W/L)P = 2.5(W/L)N, PLH = PHL

Rise and Fall Times

Reference Inverter Example

Reference Inverter Example

Reference Inverter Example

Then solve for the transistor ratios:

Delay of Cascaded Inverters

Delay of Cascaded Inverters

Static Power Dissipation

Dynamic Power Dissipation

The figure shows a symmetrical inverter switching waveform

CMOS NOR Gate

CMOS NOR gate implementation

CMOS NOR Gate Sizing

CMOS NOR Gate Body Effect

Two-Input NOR Gate Layout

Three-Input NOR Gate Layout

Shorthand Notation for NMOS and PMOS Transistors

CMOS NAND Gates

CMOS NAND gate implementation

CMOS NAND Gates Sizing

Multi-Input CMOS NAND Gates

Complex CMOS Logic Gate Design Example

Complex CMOS Logic Gate Design Example

Complex CMOS Logic Gate Design Example

Complex CMOS Gate with a Bridging Transistor Design Example

Complex CMOS Gate with a Bridging Transistor Design Example

Complex CMOS Gate with a Bridging Transistor Design Example

Minimum Size Gate Design and Performance

Minimum Size Complex Gate and Layout

Dynamic Domino CMOS Logic

Dynamic Domino CMOS Logic

Simple Dynamic Domino Logic Circuit

Dynamic Domino CMOS Logic

Dynamic Domino CMOS Logic

For optimum value of N, set to 0 and solve;

Optimum Design of Cascaded Stages

The CMOS Transmission Gate

The CMOS Transmission Gate

You might also like