Ste 2007

STE2007
96 x 68 Single Chip LCD Controller/Driver

Features

Low Power Consumption, suitable for battery operated systems Interfaces Supply Voltage range from 1.6 to 3.6V High Voltage Generator Supply Voltage range from 2.4 to 3.6V Display Supply Voltage range from 3 to 13.2V (Tamb = 25C)
68 x 96 bits Display Data RAM 33,49, 65 and 68 Lines Mode Row by Row Scrolling Interfaces 3-lines Serial Interface (read and write) I2C (read and write) 4-Line Serial (read and write) Partial Display Mode (33,25,17,9 Lines Mode) Fully Integrated Oscillator requires no external components CMOS Compatible Inputs Programmable ID-Number Programmable Bias Ratio Programmable Columns Organization Fully Integrated Configurable LCD bias voltage generator with: Selectable multiplication factor (3x, 4X and 5X) Effective sensing for High Precision Output Eight selectable temperature compensation coefficients Designed for chip-on-glass (COG) applications
Description
The STE2007 is a low power LCD driver, capable to drive 96 columns and up to 68 lines, designed for monochrome displays. The STE2007 includes fully integrated bias voltage generator (up to 5x multiplication factor), and internal oscillator, thus reducing to minimum the number of external components required and the current consumption. The STE2007 features the three standard serial interfaces (3 and 4 lines serial, I2C interface).
Order codes
Type Bumped Dice on Waffle Pack Ordering Number STE2007DIE2
November 2005
Rev 1 1/62
www.st.com
62
STE2007
Contents
1 2 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Driver Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1 2.2 2.3 2.4 CPU Interface Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Power Supply Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Configuration Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Test Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Display Driver Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.1 3.2 3.3 3.4 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 MCU Tx Data Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3.4.1 3.4.2 Driver TxData Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.1 3-lines 9 bit Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.1.1 4.1.2 MCU TxData Mode (Write Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Driver TxData Mode (Read Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.2
4-Line SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.2.1 4.2.2 MCU TxData Mode (Write Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Driver TxData Mode (Read Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.3
I2C Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.3.1 4.3.2 4.3.3 4.3.4 Communication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Starting the Communication . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 MCU TxData Mode (Write Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Driver TxData Mode (Read Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.4
Reading Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.4.1 IIdentification byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Display Data RAM (DDRAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5.1 DDRAM and Page/column address circuit . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2/62
STE2007 5.2 5.3 Line address circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Partial Display . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5.3.1 5.3.2 5.3.3 5.3.4 33 Line Partial Display Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 25 Line Partial Display Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 17 Line Partial Display Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 9 Line Partial Display Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
5.4
Command Parameters Default Configuration . . . . . . . . . . . . . . . . . . . . . . . . 38
Instruction Setups . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
6.1 6.2 6.3 Initialization (Power ON Sequence) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Display Data Writing Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Power OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
7 8
Power ON/Power OFF timing Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 8.11 8.12 Display ON/OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Display normal/reverse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Display all points ON/OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Page address set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Column address set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Display start line address set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Segment driver direction select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Common driver direction select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Display data write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Data reading from driver (Driver TxDatamode) . . . . . . . . . . . . . . . . . . . . . . 46 Power Control Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 VLCD set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
8.12.1 V0R - Voltage Range Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 8.12.2 VOP Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 8.12.3 Electronic volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
8.13 8.14 8.15 8.16
Power saver mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 NOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 Image Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3/62
STE2007 8.17 8.18 8.19 8.20 8.21 8.22 8.23 Bias Ratio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Temperature Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Charge Pump Multiplication Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Refresh Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Icon Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 N- Line Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Number of Lines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
9 10
Chip Mechanical Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
4/62
STE2007
1 Introduction
Introduction
In this document is specified LCD driver for Black&White full graphic displays with a resolution of 96x68, 96x65, 96x49, and 96x33 (ColumnsXRows). Abbreviations LCD COG MCU Liquid Crystal Display Chip On Glass technology Micro Controller Unit
DDRAM Display Data Random Access Memory MSB LSB T.B.D. Most Significant Bit Least Significant Bit To Be Defined
Table 1.
General Driver Parameters

Driver assembly technology Chip On Glass (COG) Memory Size (Columns x Rows) 96x68 DDRAM capacity: 6528 bits Mux 1:68 1:65 1:49 1:33 Frame frequency (Hz) 65 70 75 80
5/62
1 Introduction
STE2007
Figure 1.
Chip Mechanical Drawing
R66
STE2007
BUMP SIDE
(0,0) Y
X
! /
! ! 45m 72m
VSS_AUX VSS_AUX VSS_AUX VSS_AUX
R67 R65
6/62
STE2007
2 Driver Pin Description
2
2.1
Driver Pin Description

CPU Interface Pins
Table 2.
PIN
CPU Interface Logic

Signal !RES !CS Type I I Reset Input Chip Select Input When Low the communication port is enabled Must be connected to SDAIN at Module Level Description Note
SDOUT SDAIN SCLK SDA_OUT SA1 SA0
0 I I 0 I I
Serial Data Output Serial Data Input /I2C Interface Data Input Serial Clock Input/I2C Interface Clock
Must be left floating I2C Bus Data Out I2C Slave Address I2C Slave Address 4 Line SPI Data/Command Selector when I2C Interface is not is use Cannot be left floating Cannot be left floating Must be connected to VSSAUX at Module Level when 4-Line SPI is not in USE
!D/C
2.2
Power Supply Pins

Table 3.
PIN
Power Supply Pins

Signal VSS VSS_LCD VSS_CP VDDI VDD VDD_CP VSSAUX Type Power Power Power Power Power Power Power Description Analog & Digital Grounds Drivers Analog Ground Booster Ground Digital Power Analog Supply Booster Power Supply Auxiliar Vss Output Note
Table 4. PIN
High Voltage Pins Signal

VLCD VLCD_SENSE
Type
High Voltage High Voltage
Description
Booster Output Booster Sense Input
Note
Cext = 0.1-1F Connected to Vss Must be connected to Vlcd at module level
7/62
STE2007
High Voltage Pins (continued)
Table 4. PIN
Signal
COM0 to COM67 COMS SEG0 to SEG95
Type
High Voltage High Voltage High Voltage
Description
LCD Row Driver Output LCD Row Driver Output LCD Column Driver Output
Note
Unused lines must be left floating Unused lines must be left floating Unused lines must be left floating
2.3
Configuration Pins
Table 5. PIN Configuration Pin Description Signal
OSCIN
Type
I
Config
VSS/VSSAUX VDDI
Description
Internal Oscillator Stopped Internal Oscillator Active
Note
SEL1 VSS/VSSAUX SEL0 -SEL1 I VSS/VSSAUX VDD1 VDD1 VSS/VSSAUX IDA I VDDI VSS/VSSAUX IDB I VDDI
SEL0 VSS//VSSAUX VDD1 VSS/VSSAUX VDD1 IDA=0 IDA=1 IDB=0 IDB=1
Interface I2C SPI 4-Lines 8 bit Serial 3-Lines 9 bit Not Used
2.4
Test Pins
Table 6. PIN Test Pin Description Signal
T2 T1 T0 T3
Type
I I I O
Description
Test Input. Enable Test Mode. Test Input. Enable Test Mode. Test Input. Test Output.
Note
Must Be connected to VSS in Normal Working Mode Must Be connected to VSS in Normal Working Mode Must Be connected to VSS in Normal Working Mode Must Be OPEN in Normal Working Mode
8/62
STE2007
Table 6. PIN Test Pin Description (continued) Signal
T4 T5 T6 VREF_B UFF
Type
O O O O Test Output. Test Output. Test Output.
Description
Note
Must Be OPEN in Normal Working Mode Must Be OPEN in Normal Working Mode Must Be OPEN in Normal Working Mode Must be left floating
Analog Test Output
9/62
3 Display Driver Electrical Characteristics
STE2007
3
3.1
Display Driver Electrical Characteristics

Absolute maximum ratings
Table 7.
Symbol VDDI VDD VLCD ISS Vi Iin Iout Ptot Po Tj Tstg All pins vs VDDI (*) All other pins / pin combination Supply Voltage Range Supply Voltage Range LCD Supply Voltage Range Supply Current Digital Inputs Voltage DC Input Current DC Output Current Total Power Dissipation (Tj = 85C) Power Dissipation per Output Operating Junction Temperature Storage Temperature ESD Maximum Withstanding Voltage Range Test Condition: CDF-AEC-Q100-002- Human Body Model Acceptance Criteria: Normal Performance
Absolute maximum ratings

Parameter Value - 0.5 to + 5 - 0.5 to + 5 - 0.5 to + 14.0 - 50 to +50 -0.5 to VDDI + 0.5 - 10 to + 10 - 10 to + 10 300 30 -40 to + 85 - 65 to 150 1750 Unit V V V mA V mA mA mW mW C C V
2000
Note:
(*) ESD tests have been performed with VSS, VSS_LCD and VSS_CP shorted together
10/62
STE2007
3.2
Table 8.
DC Characteristics
DC characteristics
Parameter Power Supply Voltage Power Supply Voltage(Logic) Booster Output Test Condition Operating Voltage I/O supply Voltage Min. 2.4 1.6 Typ. Max. 3.6 3.6 13.5 13.5 VLCD=10V; VDD=2.6V; Tamb = 25C; No display Load; fSCLK=0Hz Power Saver Mode ON (Interfaces quiescent) Unit V V V V
Symbol VDD,VDDCP VDDI VLCD
VLCD_SENSE Booster Sense Input VLCD LCD Supply Voltage Accuracy -2
1 6 120
3 20 250
A A A
I(VDDI)
Logic Supply Current
Power Saver Mode OFF (Interfaces quiescent) Write Mode VLCD=10V;Booster= 5X; fSCLK=0Hz; VDD=2.4V Refresh Rate=75Hz; no display load;Tamb = 25C
I(VDD+VDDCP) Analog Supply Current
90
180
Logic Inputs VIH VIL IIH IlL Logic High level input voltage Logic Low level input voltage Logic High level input current Logic Low level input current 0.7VDD
I
VDDI 0.3VDD
I
V V A A
Vss
1 -1
Logic Outputs VOH VOL Logic High level output voltage lOUT = -500A; VDDI=1.6V Logic Low level output voltage lOUT = 500A; VDDI=1.6V 0.8VDD
I
VDDI 0.2VDDl
V V
Vss
Note: 1 Tamb = -40 to 85C, unless otherwise specified.
11/62
STE2007
3.3
Table 9.
AC Characteristics
AC Operation - Internal Oscillator
Parameter Test Condition VDDI= 1.6; VDD= 2.9V Rafresh Rate = 75Hz Tamb = -20C to +70C Min. Typ. Max. Unit
Symbol
FFRAME
Frame Frequency Default
68
75
82
Hz
3.4
Table 10.
MCU Tx Data Mode

AC Characteristics for Serial interface
Description Signal !CS Symbol tcss tcsh tchw tsds tsdh tac tod tscyc Notes Min. 60 100 50 100 100 0 25 250 100 100 Typ. Max. Unit ns ns ns ns ns ns ns ns ns ns
Chip Select
Input Serial Data Interface
SDAIN
Output Serial Data interface
SDAOUT
Serial clock input
SCLK
tshw tslw
Data setup time Data hold time Access Time Output Disable Time Serial clock cycle Serial clock H pulse width Serial clock L pulse width
125 100 100
Note: 1 The input signal rise and fall times must be within 10ns. 2 Every timing is specified on the basis of 30% and 70% of VDDI. 3 Tamb = -40 to 85C, unless otherwise specified.
Figure 2. MCU TxData timing
tchw tcss tcsh tchw
!CS
tscyc tslw
SCLK
tf tsds tr tsdh
tshw
SDA/MCU TxData
12/62
STE2007
Table 11.
Signal Inputs
Input Signals Change Time

Symbol tr,tf Parameter Minimum Typical/ Maximum Nominal 10 Unit / Notes ns / to 30% & 70% levels
3.4.1
Table 12.
Driver TxData Mode

Timings based on 4 MHz SCLK Speed
Item Symbol Condition Min. Rating Max. 125 100 100 ns ns ns ns ns Units
Data hold time Access time Output disable time Data setup time !CS pulse width high
T1 T2 T3 T4 T5
Note 1
100 10 25 100 250
Note: 1 Data Hold Time T1 depends on SCLK high time and Max Data Hold time. It is Always 3-8ns before SCLK pulse falling edge 2 The input signal rise and fall times must be within 10ns. 3 Every timing is specified on the basis of 30% and 70% of VDDI. 4 Tamb = -40 to 85C, unless otherwise specified.
Table 13. Timings based on 1 MHz SCLK Speed
Item Symbol Condition Min. Data hold time *) Access time Output disable time Data setup time 1CS pulse width high T1 T2 T3 T4 T5 100 10 25 100 250 Rating Max. 125 450 450 ns ns ns ns ns Units
13/62
STE2007
Figure 3.
Driver TxData Mode AC timing characteristics

Timing A SCLK
MCU TxData MCU Data direction Driver TxData
Timing B
Command Tx HiZ
T1
HiZ Rx Status
T2
Command Tx HiZ
Timing A
SCLK MCU TxData Driver TxData

Driver SDA direction in out
!CS Timing B
T3 T4
SCLK MCU TxData

D/C
Driver TxData
Driver SDA direction
out T5
in
!CS
1/2 SCLK 1/2 SCLK
3.4.2
Table 14.
Reset Timing
Reset Timing
Description Signal !RES !RES !RES Symbol trs trw trj Min. 2500 1000 Max. 2500 ns Unit
Reset time Reset low pulse width (for valid reset) Reset rejection (for noise spike)
14/62
STE2007
Figure 4.
trj !RES trs During reset trw
Internal circuit status
Normal operation
15/62
4 INTERFACE
STE2007
4
4.1
INTERFACE
3-lines 9 bit Serial Interface
STE2007 3-lines 9 bits serial interface is a bidirectional link between the display driver and the host processor. It consists of three lines: SDAIN/SDAOUT Serial Data SCLK Serial Clock !CS Peripheral enable: - Active Low- Enables and Disables the serial interface
The serial interface is active only if the !CS line is low. If !CS is low after the positive edge of !RES, the serial interface is ready to receive data after the internal reset time. Serial data must be input to SDA in the sequence D/!C, D7 to D0. STE2007 read data on SCLK rising edge. The first bit of serial data D/!C is data/command flag. When D/!C =1 D7 to D0 bits are display RAM data or Command Parameters. When D/!C=0 D7 to D0 bits identify a command
4.1.1
MCU TxData Mode (Write Mode)

STE2007 is always a slave device on the communication bus and receive the communication clock on the SCLK pin from the master. Information are exchanged word-wide. Every word is composed by 9 bit. The first bit is named D/!C and indicates whether the following byte is a command (D/!C =0) or a Display Data Byte (D/!C =1). During data transfer, the data line is sampled by the receiver unit on the SCLK rising edge. The data/command received is transferred to DDRAM or Executed on the first falling edge after the latching rising edge or on the !CS rising edge. If !CS stays low after the last bit of a command/data byte, the serial interface expects the D/!C bit of the next data byte on the next SCLK positive edge. A reset pulse on !RES pin interrupts any transmission.
Figure 5.
!CS
SDA
D/C D7
D6
D5
D4
D3
D2
D1
D0 D/C
D7
D6
D5
D4
SCLK
10
11
12
13
14
4.1.1.1 Data/Command Transfer break

If the Host processor generates an break condition (!CS Line HIGH before having received Bit D0) while transferring a Data byte to the Frame Memory or a Command identifier or a command parameter, the not complete received byte is discarded, the communication is interrupted and the interface is forced in reset state. When !CS line becomes low again to start a new communication session STE2007 is ready to receive the same byte interrupted re-transmitted or a new command identifier.
16/62
STE2007
Figure 6. 3-lines SPI Data Transfer break condition
Break !CS
4 INTERFACE
SCL
SDA
D7
D6
D5
D4
D3
D/!C
D7
D6
D5
D4
COMMAND/PARAMETER
COMMAND/PARAMETER
LR0204
4.1.1.2 Data/Command Transfer pause

It is possible while transferring Frame Memory Data, Commands or Command Parameters to insert a pause in the data transmission (!CS Line HIGH after 8 Bits Received). When !CS is forced high after a whole byte received, the received byte is processed. Then STE2007 is forced in a wait state ready to restart processing incoming data from the point where the communication has been paused If a new command identifier is transferred after a pause condition the previous communication session is definitively closed. Four are the possible conditions: Figure 7.
!CS
Command-Pause-Command Command-Pause-Parameter Parameter-Pause-Command Parameter-Pause-Parameter
3-lines SPI Data Transfer Pause

Pause
SCL
SDA
D3
D2
D1
D0
D/!C
D7
D6
D5
D4
D3
D2
D1
D0
COMMAND/PARAMETER
COMMAND/PARAMETER
LR0203
4.1.2
Driver TxData Mode (Read Mode)

The Driver TxDatamode is a method to check the electrical interconnection between LCD driver and baseband, to identify the driver and for VDD Intercfonnection electrical self testing.
17/62
4 INTERFACE
STE2007
Self Testing of the electrical contacts is based on the monitoring of VLCD. The improper electrical contact on VDD can be noted from a too low level of VLCD. The serial interface Driver TxDatamode is controlled by three input signals. The serial data output (SDAOUT/Driver TxData) and serial clock input (SCLK) are enabled when !CS is low after having received one Reading Command. To access Driver TxDatamode a Reading command must be sent to STE2007 driver. The first bit (D/C) is low to indicates next 8bits are for command. The data is read to the driver on the rising edge of SCLK (see section MCU TxDatamode). After last command bit (bit 0) is read SDAOUT becomes active (Low impedance) and MCU is able to read data from driver. SDAOUT is forced in high impedence when !CS line is forced high or after the eight SCLK rising edges from the last SCLK rising edge of teh reading command transfer (Figure 8). After sending out all 8 bits the driver release automatically the bus and go back to the MCU TxDatamode. MCU Txdata line changes from highz to active low or high in the falling edge of 8th SCLK pulse. !CS must be set high and low again before !D/C writing can continue. If !CS is forced high during the Driver TxDAta-mode, the Driver Tx data session is aborted and SDAOUT is forced in high impedance Mode. SDAOUT and SDAIN line can be short circuited in normal working conditions. Figure 8. AC timing characteristics
Timing A SCLK
MCU TxData MCU Data direction Driver TxData
Timing B
Command Tx HiZ
T1
HiZ Rx Status
T2
Command Tx HiZ
Timing A
SCLK MCU TxData Driver TxData

Driver SDA direction in out
!CS Timing B
T3 T4
SCLK MCU TxData

D/C
Driver TxData
Driver SDA direction
out T5
in
!CS
1/2 SCLK 1/2 SCLK
18/62
STE2007
Figure 9. Timing chart for start and stop of data reading from driver
Self Test command writing
SCLK 1 2 7
4 INTERFACE
Reading of status
9 1 2
D/C writing
1 D/C 2 7
... ... High Z ...
8 1
...
MCU TxData D/C='0' 0 Driver TxData
High Z ...
7 6
... ...
!CS
MCU TxData begins
Driver TxData begins
MCU TxData begins
4.2
4-Line SPI
STE2007 4-lines serial interface is a bidirectional link between the display driver and the host processor. It consists of four lines: SDA Serial Data SCL Serial Clock !CS Peripheral enable: - Active Low- Enables and Disables the serial interface Mode selection (D/!C).
The serial interface is active only if the !CS line is low. If !CS is low after the positive edge of !RES, the serial interface is ready to receive data after the internal reset time.
4.2.1

STE2007 is always a slave device on the communication bus and receive the communication clock on the SCL pin from the master. Information are exchanged byte-wide. During data transfer, the data line is sampled by the receiver unit on the SCL rising edge. D/!C line status set whether the byte is a command (D/!C =0) or a data (D/!C =1); D/!C line is read on the eighth SCL clock pulse during every byte transfer. If !CS stays low after the last bit of a command/data byte, the serial interface expects the MSB of the next data byte on the next SCL positive edge. If !CS line is forced high in the middle of a data transfer, not complete Data bytes and Commands bytes are discarded. A reset pulse on !RES pin interrupts any transmission.
19/62
4 INTERFACE
STE2007
Figure 10. 4-lines SPI Commands Transfe

!CS D/!C SCL SDA (input) SDA (output) Hi-Z
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D0
D7
D6
D5
D4
D3
D2
D1
D0
COMMAND
COMMAND
COMMAND
COMMAND
LR0189
Figure 11. 4-lines SPI Video Data Write Cycle

!CS D/!C SCL SDA (input) SDA (output) Hi-Z
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D0
D7
D6
D5
D4
D3
D2
D1
D0
COMMAND
DATA to VIDEO RAM
DATA to VIDEO RAM
DATA to VIDEO RAM
LR0190
4.2.1.1 Data/Command Transfer break

If the Host processor generates an break condition (!CS Line HIGH before having received Bit D0) while transferring a Data byte to the Frame Memory or a Command identifier or a command parameter, the not complete received byte is discarded, the communication is interrupted and the interface is forced in reset state. When !CS line becomes low again to start a new communication session STE2007 is ready to receive the same byte interrupted re-transmitted or a new command identifier. Figure 12. 4-lines SPI Data Transfer break condition
Break !CS
D/!C
SCL
SDA
D7
D6
D5
D4
D3
D7
D6
D5
D4
D3
COMMAND/PARAMETER
COMMAND/PARAMETER
LR0192
4.2.1.2 Data/Command Transfer pause

It is possible while transferring Frame Memory Data, Commands or Command Parameters to insert a pause in the data transmission (!CS Line HIGH after 8 Bits Received). When !CS is forced high after a whole byte received, the received byte is processed. Then STE2007 is forced in a wait state ready to restart processing incoming data from the point where the communication has been paused
20/62
STE2007
4 INTERFACE
If a new command identifier is transferred after a pause condition the previous communication session is definitively closed. Four are the possible conditions: Command-Pause-Command Command-Pause-Parameter Parameter-Pause-Command Parameter-Pause-Parameter
Figure 13. 4-lines SPI Data Transfer Pause

Pause !CS
D/!C
SCL
SDA
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
COMMAND/PARAMETER
COMMAND/PARAMETER
LR0191
4.2.2

Throughout SDA line is possible to read some registers value (ID Numbers, Status byte, temperature). SDA (output Driver) is in High impedance in steady state and during data write.
Figure 14. 4-lines SPI 8Bit Read Cycle

Read Command
!CS D!C SCL
DATA
Next Command
SDA (Input) SDA (Output)
D7
D6
D5
D4
D3
D2
D1
D0 D7 D6 D5
High Z
D4 D3 D2 D1 D0
D7
D6
D5
D4
D3
D2
D1
D0
High Z
LR0255
MCU Data Tx Start LCD Driver Data Tx Start MCU Data Tx Start
4.3
I2C Bus
The I2C interface is a fully complying I2C bus specification, selectable to work in both Fast (400kHz Clock) and High Speed Mode (3.4MHz). This bus is intended for communication between different ICs. It consists of two lines: one bidirectional for data signals (SDA) and one for clock signals (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via an active or passive pull-up. The following protocol has been defined:
21/62
4 INTERFACE
STE2007
Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop Data Transfer condition (see below).
Accordingly, the following bus conditions have been defined: BUS not busy: Both data and clock lines remain High. Start Data Transfer: A change in the state of the data line, from High to Low, while the clock is High, define the START condition. Stop Data Transfer: A Change in the state of the data line, from low to High, while the clock signal is High, defines the STOP condition. Data Valid: The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the High period of the clock signal. The data on the line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer starts with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and the stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with the ninth bit. By definition, a device that gives out a message is called "transmitter", the receiving device that gets the signals is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves" Acknowledge. Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA_IN line during the acknowledge clock pulse. Of course, setup and hold time must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave the data line High to enable the master to generate the STOP condition. Connecting SDA_IN and SDA_OUT together the SDA line become the standard data line. Having the acknowledge output (SDAOUT) separated from the serial data line is advantageous in Chip-On-Glass (COG) applications. In COG applications where the track resistance from the SDAOUT pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that during the acknowledge cycle the STE2007 will not be able to create a valid logic 0 level. By splitting the SDA input from the output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDACK pad to the system SDA line to guarantee a valid LOW level. To be compliant with the I2C-bus Hs-mode specification the STE2007 is able to detect the special sequence "S00001xxx". After this sequence no acknowledge pulse is generated. Since no internal modification are applied to work in Hs-mode, the device is able to work in Hsmode without detecting the master code.
22/62
STE2007
Figure 15. Bit transfer and START,STOP conditions definition
DATA LINE STABLE DATA VALID CLOCK
4 INTERFACE
DATA
START CONDITION
CHANGE OF DATA ALLOWED
D00IN1151
STOP CONDITION
Figure 16. Acknowledgment on the I2C-bus

START SCLK FROM MASTER CLOCK PULSE FOR ACKNOWLEDGEMENT 1 2 8 9
DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER
MSB
LSB
D00IN1152
4.3.1
Communication Protocol
The STE2007 is an I2C slave. The access to the device is bi-directional since data write and status read are allowed. Four are the device addresses available for the device. All have in common the first 5 bits (01111). The two least significant bit of the slave address are set by connecting the SA0 and SA1 inputs to a logic 0 or to a logic 1.
4.3.2
Starting the Communication

To start the communication between the bus master and the slave LCD driver, the master must initiate a START condition. Following this, the master sends an 8-bit byte, on the SDA bus line (Most significant bit first). This consists of the 7-bit Device Address Code, and the 1-bit Read/ Write Designator (R/W). The R/W bit has to be set to logic 1 to logic 0 according to the type of communication (read or write). All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C-bus transfer.
STE2007 SLAVE ADDRESS S S R 0 1 1 1 1 A A / 1 0 W READ or WRITE DESIGNATOR
ADDRESS BYTE
23/62
4 INTERFACE
STE2007
4.3.3

If the R/W bit is set to logic 0 the STE2007 is set to be a receiver and the master can send commands or data. After the communication has started and slaves have acknowledged, the master sends a control byte defined as follows and waits for its acknowledgement:
CONTROL BYTE
Co DC 0 0 0 0 0 0
The Co bit is the control byte MSB and defines if after this control byte will follow a single byte sequence (Co = 1) or a multiple bytes sequence (Co = 0). The D/C bit defines whether the following byte (if Co = 1) or the following stream of bytes (if Co = 0) are command (D/C = 0) or DDRAM data (D/C = 1). Depending on state of flags Co and D/C, four writing sequences are possible: SINGLE COMMAND BYTE SEQUENCE (Co = 1, D/C = 0): a single byte interpreted as a command will follow the control byte; SINGLE DATA BYTE SEQUENCE (Co = 1, D/C = 1): a single byte interpreted as a data to be written in DDRAM will follow the control byte; MULTIPLE COMMAND BYTES SEQUENCE (Co = 0, D/C = 0): a stream of bytes will follow the control byte, with each single byte interpreted as a command; MULTIPLE DATA BYTES SEQUENCE (Co = 0, D/C = 1): a stream of bytes will follow the control byte, with each byte interpreted as a data byte to be written in DDRAM. Every single byte of a sequence must be acknowledged by all addressed units. A multiple data sequence is terminated only by sending a STOP condition on the I2C bus. When a sequence is terminated, another sequence of any type can follow or a I2C STOP condition can be sent to close the communication. In a single or multiple data bytes sequence, every data byte received is stored in the DDRAM at the location specified by the current values of data pointers. Data pointers are automatically updated after each single data byte written.
24/62
STE2007
4 INTERFACE
4.3.4

If the R/W bit is set to logic 1 the chip will output data immediately after the slave address. If the D/C bit during the last write access, is set to a logic 0, the byte read is the status byte. Figure 17. Communication Protocol
WRITE MODE
COMMUNICATION START
I2C START 0 COND 1 1 1 1
STE2007 ACK
SA1 SA2
SLAVE ADDRESS
R/W
Co D/C
STE2007 ACK
STE2007 ACK
SINGLE COMMAND SEQUENCE
1 0 0 0 0 0 0 0 A
COMMAND Byte
Control Byte Co D/C
Command Byte STE2007 ACK STE2007 ACK
STE2007 ACK
MULTIPLE COMMAND SEQUENCE
0 0 0 0 0 0 0 0 A
COMMAND Byte
COMMAND Byte
Control Byte
First Command Byte
Last Command Byte
Co D/C
STE2007 ACK
STE2007 ACK
SINGLE DATA SEQUENCE
1 1 0 0 0 0 0 0 A
DATA Byte
Control Byte
Data Byte
Co D/C
STE2007 ACK
STE2007 ACK
STE2007 ACK
MULTIPLE DATA SEQUENCE
0 1 0 0 0 0 0 0 A
DATA Byte
DATA Byte
Control Byte
First Data Byte
Last Data Byte
COMMUNICATION STOP
I2C STOP COND
READ MODE
STE2007 ACK MASTER ACK
STATUS BYTE READ SEQUENCE
I2C START 0 COND
SA1 SA2
0 A
STATUS Byte
I2C START COND
R/W SLAVE ADDRESS
LR0008d
25/62
4 INTERFACE
STE2007
4.4
Reading Mode
STE2007 features a reading Command to transmitt data from the LCD driver to Host Processor. After the reading command STE2007 transfers 8 bits to the Host controller: Identification Byte (Command Code DBhex)
4.4.1
IIdentification byte
Identification byte is an 8 Bit code that identify the module revision Number. Table 15.
Bit nr
ID byte format
D7(MSB) D6 0 0 D5 IDB PAD D4 IDA PAD D3 0 D2 0 D1 0 D0(LSB) 0
Figure 18.
STE2007
Power IC VDDCP VDD VDDI VSS VSSCP
VDD VDDI GND
Command decoder
ASIC(MCU)
MCU TxData
RESET
8 bit register
SDA XCS SCLK

Driver TxData
Multi plexer
ID
test
Auto return
VLCD
Voltage booster BaseBand side Driver side
LCD Power Supply circuit
Figure 19.
Identification Information
Send rading command (DBh)
Read status(ID data) Send reset command
Command:E2H
26/62
STE2007
5 Display Data RAM (DDRAM)
5
5.1
Display Data RAM (DDRAM)

DDRAM and Page/column address circuit
The DDRAM stores pixel data for LCD. It is a 68row (8 page by 8 bits +4) by 96column addressable array. D7 to D0 display data from MCU corresponds to the LCD common direction. 0 bit in DDRAM is a OFFdot on display and 1 bit in DDRAM is displayed as ONdot on display. Figure 20. DDRAM vs. display on LCD
D0 D1 D2 D3 D4 0 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1 0 0 1 0 1 0 1 0 1 COM0 COM1 COM2 COM3 COM4 DDRAM Display on LCD
Each pixel can be selected when page address and column address are specified. The MCU issues Page address set command to change the page and access to another page. In DDRAM page address 8 (D3,D2,D1,D0=1,0,0,0) only display data D0,D1,D2 & D3 are valid. The DDRAM column address is specified by Column address set command. The specified column address is automatically incremented by +1 when a Display data write command is entered. After the last column address (5Fh), column address returns to 00h and page address incremented by +1. After the very last address (column=5Fh, page=8h), both column address and page address return to 00h (column address=00h, page address=0h). Figure 21. Column address in normal mode
Data LSBit D0 D1 D2 D3 D4 D5 D6 MSBit D7 Data for page address 0H to 07H
0H 1H 2H 3H Page address 4H 5H 6H 7H 8H D0 D1 D2 D3
0 96 192 288 384 480 576 672 768 00H
1 97 193 289 385 481 577 673 769 01H
2 98 194 290 386 482 578 674 770 02H Column address
94 190 286 382 478 574 670 766 862 5EH
95 191 287 383 479 575 671 767 863 5FH
Data for page address 8H
27/62
STE2007
Figure 22. Column address in reversed mode

Data for page address 0H to 07H Data D0 LSBit D1 D2 D3 D4 D5 D6 D7 MSBit Page address
95
191 287 383 479 575 671 767 863
94
190 286 382 478 574 670 766 862 Column address 98 194 290 386 482 578 674 770 97 193 289 385 481 577 673 769
0H 96 1H 192 2H 288 3H 384 4H 480 5H 576 6H 672 7H 768 8H
5FH 5EH
02H 01H 00H D0 D1 D2 D3
Data for page address 8H
Data can be written to the DDRAM at the same time as data is being displayed, without causing the LCD to flicker. Segment driver direction command can be used to reverse the relationship between the DDRAM column address and segment output. This function is achieved writing data into DDRAM in reverse order (from Right to left). Table 16.
Column address Normal Direction Reverse Direction
Column address direction

00H SEG0 SEG95 01H SEG1 SEG94 02H SEG2 SEG93 5DH ______ ______ 5EH SEG93 SEG2 5FH SEG94 SEG1 5DH SEG95 SEG0
5.2
Line address circuit

The line address circuit specifies the line address relating to the COM output when the contents of the DDRAM are displayed. The display start line that is normally the top line of the display, can be specified by Display start line address set command. STE2007 features Four different Multiplexing Mode to fine tune the duty ratio on the display size: 68 Lines Display 65 Lines Display 49 Lines Display 33 Lines Display
28/62
STE2007
Figure 23. 68line Mode
ICONMODE="1"
Page address D3 D2 D1 D0 D a t a D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM66 COM0 COM65 COM1 COM64 COM2 COM3 COM63 COM4 COM62 COM5 COM61 COM6 COM60 COM7 COM59 COM8 COM58 COM9 COM57 COM10 COM56 COM11 COM55 COM12 COM54 COM13 COM53 COM14 COM52 COM15 COM51 COM16 COM50 COM17 COM49 COM18 COM48 COM19 COM47 COM20 COM46 COM21 COM45 COM22 COM44 COM23 COM43 COM24 COM42 COM25 COM41 COM26 COM40 COM27 COM39 COM28 COM38 COM29 COM37 COM30 COM36 COM31 COM35 COM32 COM34 COM33 COM33 COM34 COM32 COM35 COM31 COM36 COM30 COM37 COM29 COM38 COM28 COM39 COM27 COM40 COM26 COM41 COM25 COM42 COM24 COM43 COM23 COM44 COM22 COM45 COM21 COM46 COM20 COM47 COM19 COM48 COM18 COM49 COM17 COM50 COM16 COM51 COM15 COM52 COM14 1 COM53 COM13 COM54 COM12 COM55 COM1 COM56 COM10 COM57 COM9 COM58 COM8 COM59 COM7 COM60 COM6 COM61 COM5 COM62 COM4 COM63 COM3 COM64 COM2 COM65 COM1 COM66 COM0 COMS COMS Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
COM Output Normal Reverse direction direction COM0 COMS COM66 COM1 COM65 COM2 COM3 COM64 COM4 COM63 COM5 COM62 COM6 COM61 COM7 COM60 COM8 COM59 COM9 COM58 COM10 COM57 COM11 COM56 COM12 COM55 COM13 COM54 COM14 COM53 COM15 COM52 COM16 COM51 COM17 COM50 COM18 COM49 COM19 COM48 COM20 COM47 COM21 COM46 COM22 COM45 COM23 COM44 COM24 COM43 COM25 COM42 COM26 COM41 COM27 COM40 COM28 COM39 COM29 COM38 COM30 COM37 COM31 COM36 COM32 COM35 COM33 COM34 COM34 COM33 COM35 COM32 COM36 COM31 COM37 COM30 COM38 COM29 COM39 COM28 COM40 COM27 COM41 COM26 COM42 COM25 COM43 COM24 COM44 COM23 COM45 COM22 COM46 COM21 COM47 COM20 COM48 COM19 COM49 COM18 COM50 COM17 COM51 COM16 COM52 COM15 COM53 COM14 COM54 COM13 COM55 COM12 COM56 COM11 COM57 COM10 COM58 COM9 COM59 COM8 COM60 COM7 COM61 COM6 COM62 COM5 COM63 COM4 COM64 COM3 COM65 COM2 COM66 COM1 COM0 COMS
Page 0
Page 1
Page 2
Page 3
Start
Start
Page 4
Page 5
Page 6
Page 7
Page 8 59H 5AH 5BH 5CH 5DH 5EH 5FH
Column address
Display start line does not access 65th, 66th, 67th, 68th line
SEG Output
Normal Direction Reverse Direction
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
29/62
STE2007
ICONMODE="1"
D a t D3 D2 D1 D0 a Page address D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM0 COM63 COM1 COM62 COM2 COM61 COM3 COM60 COM4 COM59 COM5 COM58 COM6 COM57 COM7 COM56 COM8 COM55 COM9 COM54 COM10 COM53 COM11 COM52 COM12 COM51 COM13 COM50 COM14 COM49 COM15 COM48 COM16 COM47 COM17 COM46 COM18 COM45 COM19 COM44 COM20 COM43 COM21 COM42 COM22 COM41 COM23 COM40 COM24 COM39 COM25 COM38 COM26 COM37 COM27 COM36 COM28 COM35 COM29 COM34 COM30 COM33 COM31 COM32 COM32 COM31 COM33 COM30 COM34 COM29 COM35 COM28 COM36 COM27 COM37 COM26 COM38 COM25 COM39 COM24 COM40 COM23 COM41 COM22 COM42 COM21 COM43 COM20 COM44 COM19 COM45 COM18 COM46 COM17 COM47 COM16 COM48 COM15 COM49 COM14 COM50 COM13 COM51 COM12 COM52 COM11 COM53 COM10 COM54 COM9 COM55 COM8 COM56 COM7 COM57 COM6 COM58 COM5 COM59 COM4 COM60 COM3 COM61 COM2 COM62 COM1 COM63 COM0 COM64 COM64 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
COM Output Normal Reverse direction direction COM64 COM0 COM1 COM63 COM2 COM62 COM3 COM61 COM4 COM60 COM5 COM59 COM6 COM58 COM7 COM57 COM8 COM56 COM9 COM55 COM10 COM54 COM11 COM53 COM12 COM52 COM13 COM51 COM14 COM50 COM15 COM49 COM16 COM48 COM17 COM47 COM18 COM46 COM19 COM45 COM20 COM44 COM21 COM43 COM22 COM42 COM23 COM41 COM24 COM40 COM25 COM39 COM26 COM38 COM27 COM37 COM28 COM36 COM29 COM35 COM30 COM34 COM31 COM33 COM32 COM32 COM33 COM31 COM34 COM30 COM35 COM29 COM36 COM28 COM37 COM27 COM38 COM26 COM39 COM25 COM40 COM24 COM41 COM23 COM42 COM22 COM43 COM21 COM44 COM20 COM45 COM19 COM46 COM18 COM47 COM17 COM48 COM16 COM49 COM15 COM50 COM14 COM51 COM13 COM52 COM12 COM53 COM11 COM54 COM10 COM55 COM9 COM56 COM8 COM57 COM7 COM58 COM6 COM59 COM5 COM60 COM4 COM61 COM3 COM62 COM2 COM63 COM1 COM64 COM0
Page 0
Page 1
Page 2
Page 3
Start
Start
Page 4
Page 5
Page 6
Page 7
Column address
SEG Output
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
30/62
STE2007
ICONMODE="1"
D a t D3 D2 D1 D0 a Page address D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM0 COM47 COM1 COM46 COM2 COM45 COM3 COM44 COM4 COM43 COM5 COM42 COM6 COM41 COM7 COM40 COM8 COM39 COM9 COM38 COM10 COM37 COM11 COM36 COM12 COM35 COM13 COM34 COM14 COM33 COM15 COM32 COM16 COM31 COM17 COM30 COM18 COM29 COM19 COM28 COM20 COM27 COM21 COM26 COM22 COM25 COM23 COM24 COM24 COM23 COM25 COM22 COM26 COM21 COM27 COM20 COM28 COM19 COM29 COM18 COM30 COM17 COM31 COM16 COM32 COM15 COM33 COM14 COM34 COM13 COM35 COM12 COM36 COM11 COM37 COM10 COM38 COM9 COM39 COM8 COM40 COM7 COM41 COM6 COM42 COM5 COM43 COM4 COM44 COM3 COM45 COM2 COM46 COM1 COM47 COM0 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
COM Output Normal Reverse direction direction COM0 COM48 COM47 COM1 COM46 COM2 COM45 COM3 COM44 COM4 COM43 COM5 COM42 COM6 COM41 COM7 COM40 COM8 COM39 COM9 COM10 COM38 COM11 COM37 COM12 COM36 COM13 COM35 COM14 COM34 COM15 COM33 COM16 COM32 COM17 COM31 COM18 COM30 COM19 COM29 COM20 COM28 COM21 COM27 COM22 COM26 COM23 COM25 COM24 COM24 COM25 COM23 COM26 COM22 COM27 COM21 COM28 COM20 COM29 COM19 COM30 COM18 COM31 COM17 COM32 COM16 COM33 COM15 COM34 COM14 COM35 COM13 COM36 COM12 COM37 COM11 COM38 COM10 COM39 COM9 COM40 COM8 COM41 COM7 COM42 COM6 COM43 COM5 COM44 COM4 COM45 COM3 COM46 COM2 COM47 COM1 COM48 COM0
Page 0
Page 1
Page 2
Page 3
Start
Start
Page 4
Page 5
Page 6
Page 7
COM64
COM64
Column address
SEG Output
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
31/62
STE2007
ICONMODE="1"
D a t D3 D2 D1 D0 a Page address D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM0 COM31 COM1 COM30 COM2 COM29 COM3 COM28 COM4 COM27 COM5 COM26 COM6 COM25 COM7 COM24 COM8 COM23 COM9 COM22 COM10 COM21 COM11 COM20 COM12 COM19 COM13 COM18 COM14 COM17 COM15 COM16 COM16 COM15 COM17 COM14 COM18 COM13 COM19 COM12 COM20 COM11 COM21 COM10 COM22 COM9 COM23 COM8 COM24 COM7 COM25 COM6 COM26 COM5 COM27 COM4 COM28 COM3 COM29 COM2 COM30 COM1 COM31 COM0 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
COM Output Normal Reverse direction direction COM32 COM0 COM31 COM1 COM30 COM2 COM29 COM3 COM28 COM4 COM27 COM5 COM26 COM6 COM25 COM7 COM24 COM8 COM23 COM9 COM10 COM22 COM11 COM21 COM12 COM20 COM13 COM19 COM14 COM18 COM15 COM17 COM16 COM16 COM17 COM15 COM18 COM14 COM19 COM13 COM20 COM12 COM21 COM11 COM22 COM10 COM23 COM9 COM24 COM8 COM25 COM7 COM26 COM6 COM27 COM5 COM28 COM4 COM29 COM3 COM30 COM2 COM31 COM1 COM32 COM0
Page 0
Page 1
Page 2
Page 3
Start
Start
Page 4
Page 5
Page 6
Page 7
COM64
COM64
Column address
SEG Output
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
5.3
Partial Display
STE2007 feature four configuration for Partial Display function: 33 Line Partial Display 25 Line Partial display 16 Line Partial Display 9 Line Partial Display
Partial display Area location on the screen is defined by Image Location Parameter. Image Location + Partial display area > Multiplexing rate.
32/62
STE2007
Figure 27.
Display
Display
Image Location + Partial display area width <= Multiplexing rate
Image Location + Partial display area width > Multiplexing rate
When Partial Display Mode is enabled the user has to Update the Operative Voltage, Bias Ratio and Charge Pump Setting to match the new working conditions.
5.3.1
33 Line Partial Display Mode

Partial Display Area is composed of 33 Lines. Memory vs. Row Drivers Mapping is defined according to the following parameters: Multiplexing Value IL[2:0]
Figure 28. Example: Partial Display 33 lines & MUX65

ICONMODE="1"
D a t D3 D2 D1 D0 a Page address D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM0 COM63 COM1 COM62 COM2 COM61 COM3 COM60 COM4 COM59 COM5 COM58 COM6 COM57 COM7 COM56 COM8 COM55 COM9 COM54 COM10 COM53 COM11 COM52 COM12 COM51 COM13 COM50 COM14 COM49 COM15 COM48 COM16 COM47 COM17 COM46 COM18 COM45 COM19 COM44 COM20 COM43 COM21 COM42 COM22 COM41 COM23 COM40 COM24 COM39 COM25 COM38 COM26 COM37 COM27 COM36 COM28 COM35 COM29 COM34 COM30 COM33 COM31 COM32 COM32 COM31 COM33 COM30 COM34 COM29 COM35 COM28 COM36 COM27 COM37 COM26 COM38 COM25 COM39 COM24 COM40 COM23 COM41 COM22 COM42 COM21 COM43 COM20 COM44 COM19 COM45 COM18 COM46 COM17 COM47 COM16 COM48 COM15 COM49 COM14 COM50 COM13 COM51 COM12 COM52 COM11 COM53 COM10 COM54 COM9 COM55 COM8 COM56 COM7 COM57 COM6 COM58 COM5 COM59 COM4 COM60 COM3 COM61 COM2 COM62 COM1 COM63 COM0 COMS0 COMS0 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
COM Output Normal Reverse direction direction COMS0 COM0 COM1 COM63 COM2 COM62 COM3 COM61 COM4 COM60 COM5 COM59 COM6 COM58 COM7 COM57 COM8 COM56 COM9 COM55 COM10 COM54 COM11 COM53 COM12 COM52 COM13 COM51 COM14 COM50 COM15 COM49 COM16 COM48 COM17 COM47 COM18 COM46 COM19 COM45 COM20 COM44 COM21 COM43 COM22 COM42 COM23 COM41 COM24 COM40 COM25 COM39 COM26 COM38 COM27 COM37 COM28 COM36 COM29 COM35 COM30 COM34 COM31 COM33 COM32 COM32 COM33 COM31 COM34 COM30 COM35 COM29 COM36 COM28 COM37 COM27 COM38 COM26 COM39 COM25 COM40 COM24 COM41 COM23 COM42 COM22 COM43 COM21 COM44 COM20 COM45 COM19 COM46 COM18 COM47 COM17 COM48 COM16 COM49 COM15 COM50 COM14 COM51 COM13 COM52 COM12 COM53 COM11 COM54 COM10 COM55 COM9 COM56 COM8 COM57 COM7 COM58 COM6 COM59 COM5 COM60 COM4 COM61 COM3 COM62 COM2 COM63 COM1 COMS0 COM0
Page 0
IL[2:0]
IL[2:0]
Page 1
Page 2
Page 3
Start
Start
Partial Display Area (32 +1)
Page 4
Page 5
Page 6
Page 7
Column address
SEG Output
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
Partial Display Area (33)
33/62
STE2007
ICONMODE="1"
ICONMODE="0"
Page address D3 D2 D1 D0
D a t a D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H
Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
Page 0
IL[2:0]
Page 1
Page 2
Page 3
Start
Page 4
Page 5
Page 6
Page 7
COM Output Normal Reverse direction direction COM66 COM0 COM65 COM1 COM64 COM2 COM3 COM63 COM4 COM62 COM5 COM61 COM6 COM60 COM7 COM59 COM8 COM58 COM9 COM57 COM10 COM56 COM11 COM55 COM12 COM54 COM13 COM53 COM14 COM52 COM15 COM51 COM16 COM50 COM17 COM49 COM18 COM48 COM19 COM47 COM20 COM46 COM21 COM45 COM22 COM44 COM23 COM43 COM24 COM42 COM25 COM41 COM26 COM40 COM27 COM39 COM28 COM38 COM29 COM37 COM30 COM36 COM31 COM35 COM32 COM34 COM33 COM33 COM34 COM32 COM35 COM31 COM36 COM30 COM37 COM29 COM38 COM28 COM39 COM27 COM40 COM26 COM41 COM25 COM42 COM24 COM43 COM23 COM44 COM22 COM45 COM21 COM46 COM20 COM47 COM19 COM48 COM18 COM49 COM17 COM50 COM16 COM51 COM15 COM52 COM14 1 COM53 COM13 COM54 COM12 COM55 COM1 COM56 COM10 COM57 COM9 COM58 COM8 COM59 COM7 COM60 COM6 COM61 COM5 COM62 COM4 COM63 COM3 COM64 COM2 COM65 COM1 COM66 COM0 COMS COMS
Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
IL[2:0]
Start
COM Output Normal Reverse direction direction COM0 COMS COM66 COM1 COM65 COM2 COM3 COM64 COM4 COM63 COM5 COM62 COM6 COM61 COM7 COM60 COM8 COM59 COM9 COM58 COM10 COM57 COM11 COM56 COM12 COM55 COM13 COM54 COM14 COM53 COM15 COM52 COM16 COM51 COM17 COM50 COM18 COM49 COM19 COM48 COM20 COM47 COM21 COM46 COM22 COM45 COM23 COM44 COM24 COM43 COM25 COM42 COM26 COM41 COM27 COM40 COM28 COM39 COM29 COM38 COM30 COM37 COM31 COM36 COM32 COM35 COM33 COM34 COM34 COM33 COM35 COM32 COM36 COM31 COM37 COM30 COM38 COM29 COM39 COM28 COM40 COM27 COM41 COM26 COM42 COM25 COM43 COM24 COM44 COM23 COM45 COM22 COM46 COM21 COM47 COM20 COM48 COM19 COM49 COM18 COM50 COM17 COM51 COM16 COM52 COM15 COM53 COM14 COM54 COM13 COM55 COM12 COM56 COM11 COM57 COM10 COM58 COM9 COM59 COM8 COM60 COM7 COM61 COM6 COM62 COM5 COM63 COM4 COM64 COM3 COM65 COM2 COM66 COM1 COM0 COMS
Column address
SEG Output
S E G 0 S E G 95
S E G 1 S E G 94
S E G 2 S E G 93
S E G 3 S E G 92
S E G 4 S E G 91
S E G 5 S E G 90
S E G 6 S E G 89
S E G 89 S E G 6
S E G 90 S E G 5
S E G 91 S E G 4
S E G 92 S E G 3
S E G 93 S E G 2
S E G 94 S E G 1
S E G 95 S E G 0
34/62
STE2007
5.3.2


ICONMODE="1"
ICONMODE="0"
Page 0
IL[2:0]
IL[2:0]
Page 1
Page 2
Page 3
Start
Page 4
Page 5
Page 6
Page 7
Column address
IMAGE lOCATION (IL[2:0]) + Partial display Area Width (19hex) <= Multiplexing Rate (40hex)
Normal Direction Reverse Direction S E G 0 S E G 95 S E G 1 S E G 94 S E G 2 S E G 93 S E G 3 S E G 92 S E G 4 S E G 91 S E G 5 S E G 90 S E G 6 S E G 89 S E G 89 S E G 6 S E G 90 S E G 5 S E G 91 S E G 4 S E G 92 S E G 3 S E G 93 S E G 2 S E G 94 S E G 1 S E G 95 S E G 0
SEG Output
Start
35/62
STE2007
5.3.3

Figure 31. Partial Display 17 Lines
ICONMODE="1"
ICONMODE="0"
Page 0
IL[2:0]
IL[2:0]
Page 1
Page 2
Page 3
Partial Display Area (16+1)
Start
Start
Page 4
Page 5
Page 6
Page 7
Column address
Image Location (1L[2:0]) + Partial display Area Width (11hex) <= Multiplexing Rate (40hex)
SEG Output
36/62
STE2007
5.3.4

Figure 32. Partial Display 9 Lines

ICONMODE="1"
D Page address a t D3 D2 D1 D0 a D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 00H 01H 02H 03H 04H 05H 06H Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H COM Output Normal Reverse direction direction COM0 COM63 COM1 COM62 COM2 COM61 COM3 COM60 COM4 COM59 COM5 COM58 COM6 COM57 COM7 COM56 COM8 COM55 COM9 COM54 COM10 COM53 COM11 COM52 COM12 COM51 COM13 COM50 COM14 COM49 COM15 COM48 COM16 COM47 COM17 COM46 COM18 COM45 COM19 COM44 COM20 COM43 COM21 COM42 COM22 COM41 COM23 COM40 COM24 COM39 COM25 COM38 COM26 COM37 COM27 COM36 COM28 COM35 COM29 COM34 COM30 COM33 COM31 COM32 COM32 COM31 COM33 COM30 COM34 COM29 COM35 COM28 COM36 COM27 COM37 COM26 COM38 COM25 COM39 COM24 COM40 COM23 COM41 COM22 COM42 COM21 COM43 COM20 COM44 COM19 COM45 COM18 COM46 COM17 COM47 COM16 COM48 COM15 COM49 COM14 COM50 COM13 COM51 COM12 COM52 COM11 COM53 COM10 COM54 COM9 COM55 COM8 COM56 COM7 COM57 COM6 COM58 COM5 COM59 COM4 COM60 COM3 COM61 COM2 COM62 COM1 COM63 COM0 COM64 COM64 Line Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H
ICONMODE="0"
Page 0
IL[2:0]
IL[2:0]
Page 1
Page 2
Partial Display Area (8+1)
Page 3
Start
Start
Page 4
Page 5
Page 6
Page 7
Column address
Image Location (1L[2:0]) + Partial display Area Width (11hex) <= Multiplexing Rate (40hex)
SEG Output
37/62
STE2007
5.4
Table 17.
Command Parameters Default Configuration

STATUS Driver Status Power Saver Mode DISPLAY MODE INVERSION Display Frame Memory Page Address Columns Address Display Start line After Power On MCU TxData mode Power Saver Mode All Pixel On OFF OFF Random 0hex 0hex 0hex Normal Normal 4hex 90hex Booster OFF 0hex 5x 1/10 0ppm Frame Inv. 1/68 80Hz 0hex Disabled After HW Reset MCU TxData mode Power Saver Mode All Pixel On OFF OFF No Change 0hex 0hex 0hex Normal Normal 4hex 90hex Booster OFF 0hex 5x 1/10 0ppm Frame Inv. 1/68 80Hz 0hex Disabled After SW Reset MCU TxData mode Power Saver Mode All Pixel On OFF OFF No Change 0hex 0hex 0hex Normal Normal 4hex 90hex Booster OFF 0hex 5x 1/10 0ppm Frame Inv. 1/68 80Hz 0hex Disabled IDA/IDB Pads Description
Segment drivers Direction Common Drivers Direction VOR - Voltage Range Electronic Volume Power Control Register ID byte Charge Pump Bias Ratio VLCD Temeprature Comp. N-Line Inversion Multiplexing Rate Refresh Rate Image Location Icon Mode
38/62
STE2007
6 Instruction Setups
6
6.1
Instruction Setups
Initialization (Power ON Sequence)
Power ON
Reset status
V0-Voltage Range (**H) Electronic volume (**H) Power saver OFF (Display all points OFF (A4H))
Power control set (2FH)
6.2
Display Data Writing Sequence

Page address set (B*H) Column address set Upper 3-bit address (1*H) Column address set Lower 4-bit address (0*H)
Display data write This command is needed only at 1st time after initialization.
Display ON (AFH)
6.3
Power OFF
Optional Status !RES Pin="Low Level" min.20ms
VDD - GND Power OFF VDDI - GND Power OFF
Power Saver Status or Booster OFF Status !RES Pin="Low Level" min. 0ms
VDD - GND Power OFF VDDI - GND Power OFF
39/62
7 Power ON/Power OFF timing Sequence
STE2007
Power ON/Power OFF timing Sequence

In Figure 33 is the timing diagram for power on/power down sequences. Figure 33. Timing for phones power on sequence when VDD,VDDCP Up before VDDI
tp1 > 0 tp1 > 0
VDDI VDD
tpi >0s tpi >0s
Inputs Outputs
High-Z tcs >0s tcs >0s High-Z
!CS
tPWROFF1 >0 ms tPWROFF2 >20ms tp2 >0s
!RES
trs = max. 5s
INTERNAL RESET
Reset State
Trs = max. 5s
Reset State
XCS,SDAIN,XRES can become High simultaneously with VDDI (tcs>0,tpi>0;tp2>0). trs= max 5000ns (Internal Reset Time- see AC Characteristics Paragraph) tPWROFF1>0ms must be considered when driver is in Power Saver or Booster OFF status tPWROFF2>20ms must be considered when driver is in Normal Working Condition VDDI, VDD and VDD_CP can come up/go down in any sequence VDDI can be Up with VDD, VDDCP down and viceversa. If only one supply rail is up, the driver is forced in reset state. If VDD is high after VDDI all timing referred to VDDI must be referred to VDD (Fig. 24) Figure 34. Timing for phones power on sequence when VDDI Up before VDD
tp1 < 0 tp1 < 0
VDDI VDD
tpi >0s tpi >0s
SDAIN SDAOUT
High-Z tcs >0s tcs >0s High-Z
!CS
tPWROFF1 >0 ms tPWROFF2 >20ms tp2 >0s
!RES
trs = max. 5s
INTERNAL RESET
Reset State
Trs = max. 5s
Reset State
40/62
STE2007
Table 18. Instruction Set
Code Command (D/C) D7 Display ON/OFF Display normal/ reverse Display all points ON/ OFF Page address set Column address set upper 3bit address Column address set lower 4bit address Display start line address set Segment driver direction 0 0 0 0 0 0 0 1 1 1 1 0 0 0 D6 0 0 0 0 0 0 1 D5 1 1 1 1 0 0 D4 0 0 0 1 1 0 * D3 1 0 0 D2 1 1 1 D1 1 1 0
Function D0 Hex 0 1 0 1 0 1 AE LCD display AF 0: OFF, 1: ON A6 LCD display A7 0: normal, 1: reverse A4 LCD display A5 0: normal display, 1: all points ON Sets the DDRAM page address
address address
Sets the DDRAM column address address address Sets the DDRAM display start line address 0 1 Sets the correspondence between A0 the DDRAM column address and A1 the SEG driver output. 0:Normal, 1: reverse Sets the correspondence between the DDRAM line address and the COM driver output. 0: normal, 1: reverse Writes to the DDRAM 0 1 1 DB Identification byte Sets the onchip power supply circuit operating mode Sets the electronic volume value Sets the electronic volume value Compound command of Display OFF and Display-all-points-ON E2 Internal reset E3 Nonoperation E1 Sets the VLCD 0 0 Termal Compensation 0 * * * * * 0 0 1 VOP[7:0] 1 1 0 0 Thermal Comp 0 38 SET VLCD Slope in temperature
Common driver direction select
0 1
Display data write Self Test/Identification data reading Power control set VO-Range Electronic volume Power saver Reset NOP VOP
1 0 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 0 1 1 1 0 1 1 0 1 1 1
Write data 1 0 0 1 1 0
Operating mode VO-Range
Electronic volume value 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1
41/62
STE2007
Table 18.
Instruction Set (continued)

Code Function (D/C) D7 0 0 * 1 * 0 1 * 1 1 * 1 1 * 1 1 1 1 1 1 1 D6 0 * 1 * 0 0 * 1 0 * 1 0 * 0 0 0 1 1 1 1 D5 1 * 1 * 1 1 F1 0 1 * 1 1 * 1 1 1 1 1 1 1 1 0 * 1 0 * 0 0 0 1 1 1 1 D4 1 * 0 * 1 0 D3 1 * 1 * 0 1 D2 1 * 1 * D1 0 D0 Hex 1 3D Sets the Charge Pump Mux Factor
Command
Charge Pump 0 0 Refresh Rate 0 Bias ratio N-line Inversion 0 Number of Lines Image Location 0 Icon Mode 0 0 STM TEST MODE1 0 STM TEST MODE2 STM TEST MODE3 STM TEST MODE4 STM TEST MODE5 STM TEST MODE6 STM TEST MODE7 STM TEST MODE8 0 0 0 0 0 0 0 * 1 1 1 1 1 1 1 * 0 0 0 1 1 1 1 * 1 1 0 0 0 0 0 0
Charge Pump 1 1 EF Sets the Display Refresh Frequency
Refersh Rate
Bias Ratio 1 0 1 AD
Sets the VLCD
N-Line Inversion 0 1 Mux Rate 1 0 IL[2:0] 0 0 * 1 1 0 1 0 1 0 Ico n 1 * 0 1 0 1 0 0 1 A9 Reserved for STM (STM Test Mode) AA AB A8 FF FC FE FD Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) Reserved for STM (STM Test Mode) 0 AC SET Initial Row on Display
* = Disabled bits.
42/62
STE2007
8 Commands
8
8.1
Commands
Display ON/OFF
This command turns the display ON and OFF
Table 19.
(D/C) 0 0
Display ON/OFF
D7 1 D6 0 D5 1 D4 0 D3 1 D2 1 D1 1 D0 0 1 HEX AE AF Setting Display OFF Display ON
When the Display OFF command is executed in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.
8.2
Display normal/reverse
This command can reverse the lit and unlit without overwriting the contents of the DDRAM.
Table 20.
(D/C) 0 0 D7 1
Display normal/reverse
D6 0 D5 1 D4 0 D3 0 D2 1 D1 1 D0 0 1 HEX A6 A7 Setting Normal:DDRAM Data H=LCD ON voltage Reverse:DDRAM Data L=LCD ON voltage
8.3
Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.
Table 21.
(D/C) 0 0 D7 1
Display all points ON/OFF

D6 0 D5 1 D4 0 D3 0 D2 1 D1 0 D0 0 1 HEX A4 A5 Setting Normal Display Mode Display All Points ON
When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power Saver for details.
43/62
8 Commands
STE2007
8.4
Page address set

This command specifies the page address of the DDRAM. Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address (5FH), page address is incremented by +1. After the very last address (column = 5FH, page = 8H), page address return to 0H.
Table 22.
(D/C) 0 0 0 0 0 D7 1
Page address set

D6 0 D5 1 D4 1 D3 0 0 0 D2 0 0 0 : 1 0 0 0 D1 0 0 1 D0 0 1 0 HEX B0 B1 B2 : B8 Setting 0H 1H 2H : 8H
8.5
Column address set

This command specifies the column address of the DDRAM. The column address is split into two sections (the upper 3bits and lower 4bits) when it is set. Each time the DDRAM is accessed, the column address automatically increments by +1, imaging it possible for the MCU to continuously access to the display data. After the last column address (5FH), column address returns to 00H.
Table 23.
(D/C) 0 D7 0
Column address set

D6 0 D5 0 D4 1 0 D3 * A3 D2 A6 A2 D1 A5 A1 D0 A4 A0 Setting Upper bit address Lower bit address
* Disabled bit
(D/C) 0 0 0 . . 0 0 1 1 0 0 1 1 A6 0 0 0 A5 0 0 0 A4 0 0 0 A3 0 0 0 . . 1 1 1 1 1 1 0 1 5EH 5FH A2 0 0 0 A1 0 0 1 A0 0 1 0 Column address 00H 01H 02H
44/62
STE2007
8 Commands
8.6
Display start line address set

This command is used to specify the display start line address of the DDRAM. If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.
Table 24.
(D/C) 0 0 0 : 0 0 0 0 D7 0 0 0
Display start line address set

D6 1 1 1 D5 0 0 0 D4 0 0 0 D3 0 0 0 : 1 1 1 1 1 1 1 1 1 1 1 1 0 1 7E 7F D2 0 0 0 D1 0 0 1 D0 0 1 0 HEX 40 41 42 Setting 0H 1H 2H : 3EH 3FH
Display start line assress con be used in partial dispaly mode to relocate the partial display window on the screen. Display start line + Partial Display area with must be smaller or equal to the number of line selected.
8.7
Segment driver direction select

This command can reverse the correspondence between the DDRAM column address and the segment driver output.
Table 25.
(D/C) 0 0 D7 1
Segment driver direction select

D6 0 D5 1 D4 0 D3 0 D2 0 D1 0 D0 0 1 HEX A0 A1 Setting Normal Reverse
8.8

This command can reverse the correspondence between the DDRAM line address and the common driver output.
Table 26.
(D/C) 0 D7 1

D6 1 D5 0 D4 0 D3 0 1 D2 * * D1 * * D0 * * Setting Normal Reverse
* Disabled bit
45/62
8 Commands
STE2007
8.9
Display data write

This command writes 8bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write, the MCU can continuously write multiple word data.
Table 27.
(D/C) 1
Display data write

D7 D6 D5 D4 D3 D2 D1 D0
Write Data
8.10
Data reading from driver (Driver TxDatamode)

These commands set SDAOUT to Driver TxDatamode and enable to read the identification byte.
Table 28.
(D/C) 0 0 D7 1 0
ID Byte
D6 1 0 D5 0 IDB D4 1 IDA D3 1 0 D2 0 0 D1 1 0 D0 1 0 HEX DB Setting Reads ID byte Pad Default
8.11
Power Control Set

This command sets the onchip power supply function ON/OFF.
Table 29.
(D/C) 0 0 0 0 0 0 0 0 D7 0
Power Control Set

D6 0 D5 1 D4 0 D3 1 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 HEX 28 29 2A 2B 2C 2D 2E 2F Booster : ON Voltage regulator : ON Voltage follower : ON Booster : OFF Voltage Regulator:OFF Voltage Follower : OFF Setting
46/62
STE2007
8 Commands
8.12
VLCD set
The LCD Voltage VLCD at reference temperature (TA = 25C) can be set using the Voltage Range V0R, Electronic Volume EV and VOP registers content according to the following formula: VLCD (T=TA) = ( V0P[7:0] + EV[4:0] - 16 + 32 V0R[2:0]) B + VLCDMIN with the following values:
Symbol B VLCDMIN TA Value 0.04 3 25 Unit V V C Room Temperature Note Single Voltage Step
For information on VLCD thermal compensation see PAR. 8.18 . Figure 35.
Vout 13.20V EV[3:0]
12h 10h 11h 1Fh
B
00h
VOP[7:0]*B+V-OR
3V
00h
FFh
Figure 36.
V0R[2:0] EV[4:0] DAC Step: 40mV Range 3V-13.20V Thermal Compensation VOUT
8.12.1 V0R - Voltage Range Set

This command sets a value of the Voltage Range. Table 30.
(D/C) 0
V0R Voltage Range

D7 0 D6 0 D5 1 D4 0 D3 0 D2 D1 D0 Setting Command Identifier + Data Field
V0R - Voltage Range
47/62
8 Commands
STE2007
V0R
D6 0 D5 1 D4 0 D3 0 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 HEX 20 21 22 23 24 25 26 27 V0R Value 0 1 2 3 4 5 6 7 32 V0R B + VLCDMIN 3.00 V 4.28 V 5.56 V 6.84 V 8.12 V (Default) 9.40 V 10.68 V 11.96 V
Table 31.
(D/C) 0 0 0 0 0 0 0 0 D7 0
8.12.2 VOP Set

Contrast Setting Adjustment . Table 32.
(D/C) 0 0 D7 1
VOP Set
D6 1 D5 1 D4 0 D3 0 D2 0 D1 0 D0 1 HEX E1 Function Command Identifier Data Field
VOP7 VOP6 VOP5 VOP4 VOP3 VOP2 VOP1 VOP0
Table 33.
VOP
HEX 00 01 02 : 7F 80 81 : FD FE FF VOP Adjustment 0 Step (Default) +1 Step +2 Step : +127 Step 0 Step -1 Step : -125 Step -126 Step -127 Step
VOP7 VOP6 VOP5 VOP4 VOP3 VOP2 VOP1 VOP0 0 0 0 : 0 1 1 : 1 1 1 0 0 0 : 1 0 0 : 1 1 1 0 0 0 : 1 0 0 : 1 1 1 0 0 0 : 1 0 0 : 1 1 1 0 0 0 : 1 0 0 : 1 1 1 0 0 0 : 1 0 0 : 1 1 1 0 0 1 : 1 0 0 : 0 1 1 0 1 0 : 1 0 1 : 1 0 1
48/62
STE2007
8 Commands
8.12.3 Electronic volume

This command sets a value of electronic volume EV for the VLCD voltage regulator, to adjust the contrast of LCD panel display (End User). Table 34.
(D/C) 0
Electronic volume
D7 1 D6 0 D5 0 D4 D3 D2 D1 D0 Setting Command Identifier + Data Field
Electronic Volume Value
Table 35.
(D/C) 0 0 0 : 0 : 0 0 D7 1
EV
D6 0 D5 0 D4 0 0 0 D3 0 0 0 D2 0 0 0 : 1 0 0 : 1 1 1 1 1 1 1 1 0 1 0 0 D1 0 0 1 D0 0 1 0 Hex 80 81 82 : 90 : 9E 9F EV Value 0 Step 1 Step 2 Step : 16 Step (Default) : 30 Step 31 Step high : : VLCD voltage low
8.13
Power saver mode

If the display all points ON command is executed when the display is in display OFF mode, power saver mode is entered. This mode stops every operation of the LCD display system. Figure 37. Power saver mode
Power saver (Display OFF & Display all points ON
Command
Power saver mode Powersaver OFF (Display all points OFF)
Effect
Power saver mode canceled
The internal states in power saver mode are as follows: The oscillation circuit is stopped The LCD power supply circuit is stopped The LCD driver circuit is stopped and segment/common driver outputs to the Vss level
49/62
8 Commands
STE2007
The display data and operation mode before execution of the Power saver are held, and the MCU can access to the DDRAM and internal registers.
8.14
Reset
When this command is issued, the driver is initialized.This command doesnt change DDRAM content.
Table 36.
(D/C) 0
Reset
D7 1 D6 1 D5 1 D4 0 D3 0 D2 0 D1 1 D0 0 HEX E2 Function Command Identifier
8.15
NOP
Nonoperation command.
Table 37.
(D/C) 0
NOP
D7 1 D6 1 D5 1 D4 0 D3 0 D2 0 D1 1 D0 1 HEX E3 Function Command Identifier
8.16
Image Location
Image Location Command
Table 38.
(D/C) 0 0
Image Location
D7 1 * D6 0 * D5 1 * D4 0 * D3 1 * D2 1 IL2 D1 0 IL1 D0 0 IL0 HEX AC Function Command Identifier Data Field
Table 39.
IL2 0 0 0 0 1 1 1 1
Image Location
IL1 0 0 1 1 0 0 1 1 IL0 0 1 0 1 0 1 0 1 Function 0 Lines 8 Lines 16 Lines 24 Lines 32 Lines 48 Lines 56 Lines 64 Lines
50/62
STE2007
8 Commands
8.17
Bias Ratio
It is possible to select different Bias Ratio.
Table 40.
(D/C) 0
Bias Ratio
D7 0 D6 0 D5 1 D4 1 D3 0 D2 BR2 D1 BR1 D0 BR0 Function Command Identifier + Data Field
Table 41.
BR2 0 0 0 0 1 1 1 1
BIAS Ratio
BR1 0 0 1 1 0 0 1 1 BR0 0 1 0 1 0 1 0 1 Function Bias Ratio =1/10 - 81 Lines Bias Ratio = 1/9 - 65 Lines Bias Ratio =1/8 - 49 Lines Bias Ratio = 1/7 - 33 Lines Bias Ratio =1/6 - 25 Lines Bias Ratio = 1/5 - 17 Lines Bias Ratio =1/4 - 9 Lines Not Used
Table 42.
Bias levels Generator

BR=000
VLCD
BR=001
VLCD R 9 VLCD 10 8 VLCD 9 R 8 VLCD 10 7 VLCD 9 5R 2 VLCD 10 2 VLCD 9 R 1 VLCD 10 1 VLCD 9 R
BR=010
VLCD
BR=011
6R
4R
VSS
VSS
VSS
VSS
BR=100
VLCD
BR=101
BR=110
VLCD
R 3 VLCD 4 R 2 VLCD 4 4R 2 VLCD 4 R 1 VLCD 4 R
2R
VSS
VSS
VSS
51/62
8 Commands
STE2007
8.18
Temperature Compensation
Its is possible to select different VLCD temperature compensation Coefficients.
Table 43.
(D/C) 0 0
VLCD Temperature Compensation

D7 0 * D6 0 * D5 1 * D4 1 * D3 1 * D2 0 D1 0 Thermal Compensation TC D0 0 HEX 38 Function Command Identifier Data Field
Temperature Compensation Formula: VLCD(T) = VLCD(TA) [1 + (T(C) - TA) TC] TC = Temperature Compensation Coefficients T(C) = Temperature VLCD(TA) = LCD Voltage at TA Temperature (Room Temperature) Table 44.
TC2 0 0 0 0 1 1 1 1
TC
TC0 0 1 0 1 0 1 0 1 TC Value TC= 0 PPM TC= -300 PPM TC= -600 PPM TC= -900 PPM TC= -1070 PPM TC= -1200 PPM TC= -1500 PPM TC= -1800 PPM
TC1 0 0 1 1 0 0 1 1
8.19
Charge Pump Multiplication Factor

It is possible to select different Charge Pump Multiplication Factors.
Table 45.
(D/C) 0 0
Charge Pump Setting

D7 0 * D6 0 * D5 1 * D4 1 * D3 1 * D2 1 * D1 0 CP1 D0 1 CP0 HEX 3D Function Command Identifier Data Field
52/62
STE2007
Table 46.
CP1 0 0 1 1
8 Commands
Charge Pump Multiplication Factor

CP0 0 1 0 1 Function 5x 4x 3x Not Used
8.20
Refresh Rate
It is possible to select different Refresh Rate.
Table 47.
(D/C) 0 0
Refresh Rate
D7 1 * D6 1 * D5 1 * D4 0 * D3 1 * D2 1 * D1 1 RR1 D0 1 RR0 HEX EF Function Command Identifier Data Field
Table 48.
RR1 0 0 1 1
Refresh Rate
RR0 0 1 0 1 Function 80 Hz 75 Hz 70 Hz 65 hz
8.21
Icon Mode
Icon Mode 0: Icon Mode Disabled 1: Icon Mode Enabled
Table 49.
(D/C) 0
Icon Mode
D7 1 D6 1 D5 1 D4 1 D3 1 D2 0 D1 0 D0 ICON Function Command Identifier
8.22
N- Line Inversion
N-line Inversion Function.
Table 50.
(D/C) 0 0
N-Line Inversion
D7 1 * D6 0 * D5 1 F1 D4 0 NL4 D3 1 NL3 D2 1 NL2 D1 0 NL1 D0 1 NL0 HEX AD Function Command Identifier Data Field
53/62
8 Commands
STE2007
N-Line
NL3 0 * * 0 0 : 1 NL2 0 * * 0 0 : 1 NL1 0 * * 0 1 : 1 NL0 0 * * 1 0 : 1 Function N-line inversion disabled (default) XOR function disabled XOR function enabled N-line inversion enabled N-line inversion enabled : N-line inversion enabled 2 3 : 32 N row
Table 51.
F1 * 0 1 * * : * NL4 0 * * 0 0 : 1
The XOR function defines the polarity as the result of the logical XOR between the N-Line and the frame polarity.
(D/C) 0 D7 1 D6 1 D5 0 D4 1 D3 0 D2 M2
8.23
Number of Lines
Multiplexing Rate setting command.
Table 52.
D1 M1 D0 M0
Number of Lines
Function Command Identifier + Data Field
Table 53.
M2 0 0 0 0 1 1 1 1 M1 0 0 1 1 0 0 1 1
Multiplexing Rate
M0 0 1 0 1 0 1 0 1 Function 68 Lines (Default) 65 Lines 49 Lines 33 Lines 33 Lines Partial Display 25 Lines Partial Display 17 Lines Partial Display 9 Lines Partial Display
54/62
STE2007
9 Chip Mechanical Drawing
9
Table 54.
Chip Mechanical Drawing

Mechanical Dimensions
Parameter Dimensions 500m 5.92 mm x 1.29 mm 28m X 89 m X 15 35m X 96m 45m 55m X 73m X 15 64 m X 82 m 72m 17m
Wafer Thickness Die Size (X x Y) Bumps Size on Columns and Segments Side Pad Size on Columns and Segments Side Bumps Pitch on Columns and Segments Side Bumps Size on Interfaces Side Pad Size on Interfaces Side Bumps Pitch on Interfaces Side Spacing between Bumps
55/62
STE2007
Table 55.
Y(m) -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 NAME C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 C36 C37 C38 C39 C40 C41 C42 C43 C44 C45 C46
Table 55.
NAME R16 R14 R12 R10 R8 R6 R4 R2 R0 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18
Pad Coordinates
PAD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 X (m) -2632.5 -2587.5 -2542.5 -2497.5 -2452.5 -2407.5 -2362.5 -2317.5 -2272.5 -2227.5 -2182.5 -2137.5 -2092.5 -2047.5 -2002.5 -1957.5 -1912.5 -1867.5 -1822.5 -1777.5 -1732.5 -1687.5 -1642.5 -1597.5 -1552.5 -1507.5 -1462.5 -1417.5
Pad Coordinates (continued)

PAD 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 X(m) -1372.5 -1327.5 -1282.5 -1237.5 -1192.5 -1147.5 -1102.5 -1057.5 -1012.5 -967.5 -922.5 -877.5 -832.5 -787.5 -742.5 -697.5 -652.5 -607.5 -562.5 -517.5 -472.5 -427.5 -382.5 -337.5 -292.5 -247.5 -202.5 -157.5 Y(m) -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35
56/62
STE2007
Table 55.
NAME C47 C48 C49 C50 C51 C52 C53 C54 C55 C56 C57 C58 C59 C60 C61 C62 C63 C64 C65 C66 C67 C68 C69 C70 C71 C72 C73 C74

PAD 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 X(m) -112.5 112.5 157.5 202.5 247.5 292.5 337.5 382.5 427.5 472.5 517.5 562.5 607.5 652.5 697.5 742.5 787.5 832.5 877.5 922.5 967.5 1012.5 1057.5 1102.5 1147.5 1192.5 1237.5 1282.5 Y(m) -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35
Table 55.
NAME C75 C76 C77 C78 C79 C80 C81 C82 C83 C84 C85 C86 C87 C88 C89 C90 C91 C92 C93 C94 C95 R1 R3 R5 R7 R9 R11 R13

PAD 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 X(m) 1327.5 1372.5 1417.5 1462.5 1507.5 1552.5 1597.5 1642.5 1687.5 1732.5 1777.5 1822.5 1867.5 1912.5 1957.5 2002.5 2047.5 2092.5 2137.5 2182.5 2227.5 2272.5 2317.5 2362.5 2407.5 2452.4 2497.5 2542.5 Y(m) -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35 -514.35
57/62
STE2007
Table 55.
NAME TEST4 VSS_AUX VSS_AUX VSS_AUX VSS_AUX N_RES N_CS T2 T1 T0 VSS VSS VSS VSS_LCD VSS_LCD VSS_LCD VSS_CP VSS_CP VSS_CP DC SDAOUT SDIN SDOUT SCLK VREF_BUFF VSS_AUX SEL1 SEL0
Table 55.
NAME R15 R17 R19 R21 R23 R25 R27 R29 R31 R33 R35 R37 R39 R41 R43 R45 R47 R49 R51 R53 R55 R57 R59 R61 R63 R65 R67 TEST3

PAD 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 X(m) 2587.5 2632.5 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2831.85 2632.5 2587.5 2542.0 2497.5 2376.0 Y(m) -514.35 -514.35 -450.0 -405.0 -360.0 -315.0 -270.0 -225.0 -180.0 -135.0 -90.0 -45.0 0.0 45.0 90.0 135.0 180.0 225.0 270.0 315.0 360.0 405.0 450.0 514.35 514.35 514.35 514.35 517.5

PAD 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 X(m) 2304.0 1944.0 1872.0 1800.0 1728.0 1584.0 1512.0 1368.0 1296.0 1224.0 1152.0 1080.0 1008.0 936.0 864.0 792.0 720.0 648.0 576.0 432.0 360.0 288.0 216.0 144.0 72.0 -72.0 -144.0 -216.0 Y(m) 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5
58/62
STE2007
Table 55.
NAME SA1 SA0 IDB IDA OSC_IN VDDI VDDI VDDI VDDI VDDI VDDI VDD VDD VDD VDD VDD VDD VDD_CP VDD_CP VLCD_SNS VLCD VLCD VLCD VLCD TEST4 TEST5 R66 R64

PAD 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 X(m) -288.0 -360.0 -432.0 -504.0 -576.0 -720.0 -792.0 -864.0 -936.0 -1008.0 -1080.0 -1224.0 -1296.0 -1368.0 -1440.0 -1512.0 -1584.0 -1656.0 -1728.0 -1872.0 -1944.0 -2016.0 -2088.0 -2160.0 -2304.0 -2376.0 -2497.5 -2542.5 Y(m) 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 517.5 514.35 514.35
Table 55.
NAME R62 R60 R58 R56 R54 R52 R50 R48 R46 R44 R42 R40 R38 R36 R34 R32 R30 R28 R26 R24 R22 R20 R18

PAD 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 X(m) -2587.5 -2632.5 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 -2831.85 Y(m) 514.35 514.35 450.0 405.0 360.0 315.0 270.0 225.0 180.0 135.0 90.0 45.0 0.0 -45.0 -90.0 -135.0 -180.0 -225.0 -270.0 -315.0 -360.0 -405.0 -450.0
59/62
STE2007
Figure 38. Alignment marks dimensions
Table 56.
MARKS Mark1 Mark2 Mark3 Mark4 Mark5
Alignment marks coordinates

X -2834.55 2834.55 -2834.55 2834.55 2205.0 Y 517.05 517.05 -517.05 -517.05 517.05
35 m 85 m
60/62
STE2007
10 Revision history
10
Revision history
Date 9-Nov-2005 Revision 1 Initial release. Changes
61/62
STE2007
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners 2005 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
62/62

Ste 2007

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Ste 2007

Uploaded by

Copyright:

Available Formats

STE2007

96 x 68 Single Chip LCD Controller/Driver

Display Driver Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 10

Display Data RAM (DDRAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

STE2007 5.2 5.3 Line address circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Partial Display . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Command Parameters Default Configuration . . . . . . . . . . . . . . . . . . . . . . . . 38

Power ON/Power OFF timing Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

8.13 8.14 8.15 8.16

Chip Mechanical Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

General Driver Parameters

Chip Mechanical Drawing

VSS_AUX VSS_AUX VSS_AUX VSS_AUX

2 Driver Pin Description

Driver Pin Description

CPU Interface Logic

SDOUT SDAIN SCLK SDA_OUT SA1 SA0

Power Supply Pins

Power Supply Pins

High Voltage Pins Signal

2 Driver Pin Description

SEL0 VSS//VSSAUX VDD1 VSS/VSSAUX VDD1 IDA=0 IDA=1 IDB=0 IDB=1

2 Driver Pin Description

Analog Test Output

3 Display Driver Electrical Characteristics

Display Driver Electrical Characteristics

Absolute maximum ratings

3 Display Driver Electrical Characteristics

Symbol VDD,VDDCP VDDI VLCD

VLCD_SENSE Booster Sense Input VLCD LCD Supply Voltage Accuracy -2

Logic Supply Current

I(VDD+VDDCP) Analog Supply Current

Note: 1 Tamb = -40 to 85C, unless otherwise specified.

3 Display Driver Electrical Characteristics

Frame Frequency Default

MCU Tx Data Mode

Input Serial Data Interface

Output Serial Data interface

Serial clock input

125 100 100

3 Display Driver Electrical Characteristics

Input Signals Change Time

Driver TxData Mode

100 10 25 100 250

3 Display Driver Electrical Characteristics

Driver TxData Mode AC timing characteristics

SCLK MCU TxData Driver TxData

SCLK MCU TxData

Driver SDA direction

3 Display Driver Electrical Characteristics

Internal circuit status

MCU TxData Mode (Write Mode)

4.1.1.1 Data/Command Transfer break

4.1.1.2 Data/Command Transfer pause

Command-Pause-Command Command-Pause-Parameter Parameter-Pause-Command Parameter-Pause-Parameter

3-lines SPI Data Transfer Pause

Driver TxData Mode (Read Mode)

SCLK MCU TxData Driver TxData

SCLK MCU TxData

Driver SDA direction

... ... High Z ...

MCU TxData D/C='0' 0 Driver TxData

MCU TxData begins