Professional Documents
Culture Documents
CT6523
DESCRIPTION
CT6523 is an LCD Driver IC which can drive up to 156 segments. It can be used for frequency display in microprocessor-controlled radio receiver and in other display applications. CT6523 supports both 1/2 bias, 1/3 duty and 1/3 duty, 1/3 bias. Pin assignments and application circuit are optimized for easy PCB layout and cost saving advantages.
FEATURES
Up to 156 Segments Outputs 1/3 Duty - 1/2 Bias and 1/3 Duty - 1/3 Bias Drive Techniques Power Saving Mode and all Segments OFF Function Direct Display of Display Data without using a Decoder RC Oscillation Circuit Power Supply Voltage: 4.5 to 6V LCD Drive Bias Voltage can be provided internally or externally Available in 64 pins, QFP or LQFP
APPLICATIONS
Electronic Dictionary / Translator P.O.S. Caller ID Pager Mini Compo Electronic Equipment with LCD Display
CT6523 V1.0
-1-
June, 2006
CT6523
BLOCK DIAGRAM
SG52
SG5
SG4
SG3
SG2
SG1
VDD1 VDD2
COMMON DRIVER
/INH
OSC
CLOCK GENERATOR
SHIFT REGISTER
DI CLK CE
ADDRESS DETECTOR
VDD VSS
CT6523 V1.0
-2-
June, 2006
CT6523
INPUT/OUTPUT CONFIGURATIONS
The schematic diagrams of the input and output circuits of the logic section are shown below:
VDD
VSS
VSS
VDD2
CT6523 V1.0
-3-
June, 2006
CT6523
PIN CONFIGURATION
SG47 SG46 SG45 SG42 SG48 SG44 SG43 SG41 SG40 SG39 SG38 SG37 SG36 SG35 SG34 34 SG33 33 32 31 30 29 28 27 26
47
40
38
46
43
41
39
48
45
44
42
SG49 SG50 SG51 SG52 COM1 COM2 COM3 VDD /INH VDD1 VDD2 VSS OSC CE CLK DI
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
37
36
35
SG32 SG31 SG30 SG29 SG28 SG27 SG26 SG25 SG24 SG23 SG22 SG21 SG20 SG19 SG18 SG17
CT6523
25 24 23 22 21 20 19 18 17
SG1
SG3
SG4
SG5
SG7
SG8
SG9
SG10
SG11
SG12
SG13
SG14
SG15
CT6523 V1.0
-4-
SG16
SG2
SG6
June, 2006
CT6523
PIN DESCRIPTION
Pin Name SG1 to SG52 COM1 to COM3 VDD /INH VDD1 VDD2 VSS OSC CE CLK DI I/O O I I I I/O I I I Description Segment Output Pins Common Driver Output Pins Power Supply Display OFF Control Input Pin When this pin is Low, the display is forcibly turned off. (SG1~SG52, COM1~COM3 are set to Low) (see Note) Used for the 2/3 Bias Voltage when the Bias Voltages are provided externally. Connect to VDD2 when 1/2 bias is used. Used for 1/3 Bias Voltage when the Bias Voltage are provided externally. Connect to VDD1 when 1/2 Bias is used. Ground Pin Oscillation Input/Output Pin Chip Enable Pin Synchronization Clock Transfer Data Pin Pin No. 1~52 53~55 56 57 58 59 60 61 62 63 64
Note: 1. When /INH = Low: Serial data transfers can be performed when the display is forcibly off.
CT6523 V1.0
-5-
June, 2006
CT6523
FUNCTION DESCRIPTION
SERIAL DATA TRANSFER
CONDITION 1: CLK IS TERMINATED AT THE LOW LEVEL
Note: 1. Address: 41H 2. D1 to D156 = Display Data When D1 to D156 are set to 1, Display is turned ON. When D1 to D156 are set to 0, Display is turned OFF. 3. DR = 1/2 Bias Drive or 1/3 Bias Drive Switching Control Data 4. SC = Segment ON/OFF Control Data 5. BU = Normal Mode/Power-Saving Control Data 6. x = Not Relevant For example, there are 63 segments that are being used, the 63 bits of display data (D94 to D156) must be sent. Please refer to the diagram below.
8 BITS 1 0 0 0 0 0 1 0 D94 D95 D96 D154 67 BITS D155 D156 DR SC BU X
------------
ADDRESS
------------
CT6523 V1.0
-6-
June, 2006
CT6523
CONTROL DATA
DR: 1/2 BIAS DRIVE OR 1/3 BIAS DRIVE SWITCHING CONTROL DATA.
DR is the 1/2 bias drive or 1/3 bias drive switching control data bit. It is used to select either 1/2 bias drive or 1/3 bias drive. When this pin is set to 0 the 1/2 bias drive is selected. When this pin is set to 1, the 1/3 bias drive is selected. Please refer to the table below for the DR settings. DR 0 1 Drive Type 1/2 Bias Drive 1/3 Bias Drive
It should be noted that when the segments are turned off via the SC setting (SC=1), the segments are turned off the outputting of the segment OFF waveforms from the Segment Output Pins.
CT6523 V1.0
-7-
June, 2006
CT6523
VDD
/I N H
t1 t2 V IL V IL
R /INH C
D EF IN E D
CE
D IS PL A Y & C ON TR O L D ATA TR A N SF ER
I N T ER N AL D ATA
U N D EF IN E D
CT6523 V1.0
-8-
June, 2006
CT6523
COM3 D1 D4 D7 D10 D13 D16 D19 D22 D25 D28 D31 D34 D37 D40 D43 D46 D49 D52 D55 D58 D61 D64 D67 D70 D73 D76 D79 D82 D85 D88 D91 D94 D97 D100 D103 D106 D109 D112 D115 D118 D121 D124
COM2 D2 D5 D8 D11 D14 D17 D20 D23 D26 D29 D32 D35 D38 D41 D44 D47 D50 D53 D56 D59 D62 D65 D68 D71 D74 D77 D80 D83 D86 D89 D92 D95 D98 D101 D104 D107 D110 D113 D116 D119 D122 D125
COM1 D3 D6 D9 D12 D15 D18 D21 D24 D27 D30 D33 D36 D39 D42 D45 D48 D51 D54 D57 D60 D63 D66 D69 D72 D75 D78 D81 D84 D87 D90 D93 D96 D99 D102 D105 D108 D111 D114 D117 D120 D123 D126
June, 2006
CT6523
For clarity, the table below gives an example of the segment output states for the SG11 Output Pins D31 0 0 0 0 1 1 1 1 Display Data D32 0 0 1 1 0 0 1 1 D33 0 1 0 1 0 1 0 1 Segment Output Pin (SG11) State Correspondence COM1 to COM3=OFF COM1=ON COM2=ON COM1=COM2=ON COM3=ON COM1=COM3=ON COM2=COM3=ON COM1 to COM3=ON
CT6523 V1.0
- 10 -
June, 2006
CT6523
CT6523 V1.0
- 11 -
June, 2006
CT6523
CT6523 V1.0
- 12 -
June, 2006
CT6523
CT6523
VI H
C LK
VI H VI L
50 %
VI H tr tf VI H VI L td h VI L tc p tc s
VI H tc H
DI
VI H VI L td s
CLK
tr
V IH V IL td s
tf
V IH V IL td h
DI
CT6523 V1.0
- 14 -
June, 2006
CT6523
ELECTRICAL CHARACTERISTICS
(Unless otherwise stated, Ta=25, VSS=0V) Parameter Symbol Conditions CE, CLK, DI, High level input current IIH /INH, VI=6V CE, CLK, DI, Low level input current IIL /INH, VI=0V OSC Oscillator frequency fosc Rosc=47K CE, CLK, DI, Hysteresis width VH /INH,VDD=5V High level output SG1 to SG52 VOH1 voltage Io=-20A Low level output SG1 to SG52 VOL1 voltage Io=20A High level output COM1 to COM3 VOH2 voltage Io=-100A Low level output COM1 to COM3 VOL2 voltage Io=100A 1/2 Bias, COM1 to COM3 VMID1 Io=100A 1/3 Bias COM1 to COM3 VMID2 Io=100A 1/3 Bias Intermediate level COM1 to COM3 VMID3 voltage * Io=100A 1/3 Bias SG1 to SG52 VMID4 Io=20A 1/3 Bias SG1 to SG52 VMID5 Io=20A IDD1 Power Saving Mode f=38KHz, 1/2 Bias IDD2 VDD=5V f=38KHz, 1/3 Bias IDD3 Supply current VDD=5V f=38KHz, 1/2Bias IDD2 VDD=6V f=38KHz, 1/3 Bias IDD3 VDD=6V Min. -5 0.3 VDD-1.0 VDD-1.0 1/2VDD-1.0 2/3VDD -1.0 1/3VDD-1.0 2/3VDD-1.0 1/3VDD-1.0 Typ. 38 400 300 650 580 Max. 5 1.0 1.0 1/2VDD+1.0 2/3VDD +1.0 1/3VDD+1.0 2/3VDD+1.0 1/3VDD+1.0 5 800 600 1300 1200 Unit A A KHz V V V V V V V V V V A A A A A
CT6523 V1.0
- 15 -
June, 2006
CT6523
Note: 1. * = Except the Bias Voltage Generation Divider Resistors that are built-into the VDD1 and VDD2 (Please refer to the figures below)
VDD
VDD1 VDD2
CT6523 V1.0
- 16 -
June, 2006
CT6523
APPLICATION CIRCUITS
1/3 BIAS (FOR SMALL DISPLAY PANEL)
SG41 41
SG44 44
SG42 42
SG34 34
SG48 48
SG47 47
SG46 46
SG45 45
SG43 43
SG40 40
SG39 39
SG38 38
SG37 37
SG36 36
SG35 35
CT7623
1000pF
47K
MCU
63 CLK 64 DI SG10 SG12 SG13 SG14 SG15 SG16 SG11 SG1 SG2 SG3 SG4 SG5 SG6 SG7 SG8 SG9
CT6523 V1.0
- 17 -
June, 2006
LCD Panel
CT6523
SG41 41
SG44 44
SG42 42
SG34 34
SG48 48
SG47 47
SG46 46
SG45 45
SG43 43
SG40 40
SG39 39
SG38 38
SG37 37
SG36 36
SG35 35
CT7623
1000pF
47K
MCU
63 CLK 64 DI SG10 SG12 SG13 SG14 SG15 SG16 SG11 SG1 SG2 SG3 SG4 SG5 SG6 SG7 SG8 SG9
CT6523 V1.0
- 18 -
June, 2006
LCD Panel
CT6523
SG41 41
SG48 48
SG47 47
SG46 46
SG45 45
SG44 44
SG43 43
SG42 42
SG40 40
SG39 39
SG38 38
SG37 37
SG36 36
SG35 35
SG34 34
CT7623
1000pF
47K
MCU
63 CLK 64 DI SG10 SG12 SG13 SG14 SG15 SG16 SG11 SG1 SG2 SG3 SG4 SG5 SG6 SG7 SG8 SG9
CT6523 V1.0
- 19 -
June, 2006
LCD Panel
CT6523
ORDER INFORMATION
Valid Part Number CT6523 (L) CT6523LQ (L) Package Type 64 Pins, LQFP(14x14mm) 64 Pins, LQFP(10x10mm) Top Code CT6523 CT6523LQ
Notes: 1. (L), (C) or (S) = Lead Free. 2. The Lead Free mark is put in front of the date code. 3. F/T is only open short testing
CT6523 V1.0
- 20 -
June, 2006
CT6523
PACKAGE INFORMATION
64 PINS, LQFP PACKAGE (BODY SIZE: 14MM X 14MM, PITCH: 0.80MM)
CT6523 V1.0
- 21 -
June, 2006
CT6523
64 PINS, LQFP PACKAGE (BODY SIZE: 10MM X 10MM, PITCH:0.50MM, THK BODY: 1.40MM)
D D1 -DA A2
A1
E1
-A-
-B-
L1 e
1
C SEATING PLANE
ccc
2
R1 -HR2 GAUGE PLANE
0.25mm
CT6523 V1.0
- 22 -
June, 2006
CT6523
0.20 7 13 13
Notes: 1. All dimensioning and tolerancing conform to ASME Y14.5M - 1994. 2. Datums A-B and D to be determined at datum plane H. 3. Dimensions D1 and E1 do not include mold prortrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 do include mold mismatch and are determined at the datum plane H. 4. Controlling Dimension: MILLIMETERS. 5. Dimension b does not include dambar protrusion. The dambar protrusion (s) shall not cause the lead width to exceed b maximum by more than 0.08 mm. Dambar cannot be located on the lower radius or the lead foot. minimum space between protrusion and as adjacent lead is 0.07 mm for 0.4mm and 0.5mm pitch packages. 6. A1 is defined as the distance from the seating plane to the lowest point of the package body. 7. Refer to JEDEC MS-026 Variation BCD. JEDEC is the TRADEMARK OF JEDEC SOLID STATE TECHNOLOGY ASSOCIATION.
CT6523 V1.0
- 23 -
June, 2006