Professional Documents
Culture Documents
Product Specification
Title
BUYER MODEL
*When you obtain standard approval, please use the above model name without suffix
SIGNATURE /
DATE
DATE
J.T. Eu / Manager
Please return 1 copy for your confirmation with your signature and comments.
Ver 0.6
June . 05 . 2003
1 / 26
Product Specification
CONTENTS
NO. 1 2 3 3-1 3-2 3-3 3-4 3-5 3-6 4 5 6 7 7-1 7-2 8 8-1 8-2 9 10 COVER CONTENTS RECORD OF REVISIONS GENERAL DESCRIPTION ABSOLUTE MAXIMUM RATINGS ELECTRICAL SPECIFICATIONS ELECTRICAL CHARACTERISTICS INTERFACE CONNECTIONS SIGNAL TIMING SPECIFICATIONS SIGNAL TIMING WAVE FORMS COLOR INPUT DATA REFERANCE POWER SEQUENCE OPTICAL SPECIFICATIONS MECHANICAL CHARACTERISTICS RELIABILITY INTERNATIONAL STANDARDS SAFETY EMC PACKING DESIGNATION OF LOT MARK PACKING FORM PRECAUTIONS OTHERS APPENDIX 1. REQUIRED SIGNAL ASSIGNMENT FOR FLATLink Transmitter ITEM Page 1 2 3 4 5 6 6 8 10 11 12 13 14 18 21 22 22 22 23 23 23 24 26
Ver 0.6
June . 05 . 2003
2 / 26
Product Specification
RECORD OF REVISIONS
Revision No 1.0 Date June. 05. 2003 Page Final specification Description
Ver 0.6
June . 05 . 2003
3 / 26
LVDS
pair #1
CN1
(30pin)
LVDS
pair #2
+18V
Vcc
RGB
S1
S1600
General Features
Active screen size Outline Dimension Pixel Pitch Pixel Format Color depth Luminance, white Power Consumption Weight Display operating mode Surface treatments Ver 0.6 20.1 inches (510.54mm) diagonal 432.0(H) x 331.5(V) x 25.0(D) mm(Typ.) 0.255 mm x 0.255 mm 1600 horizontal By 1200 vertical Pixels RGB stripe arrangement 8-bits, 16,777,216 colors 250 cd/m 2(Typ. Center 1 point) Total 35.1 Watt(Typ.), (4.5Watt @Vcc, 30.6 Watt @250cd/? [Lamp=7.5mA]) 3200g (Typ.) Transmissive mode, normally black Hard coating (3H), Anti-glare treatment of the front polarizer June . 05 . 2003 4 / 26
Table 1. ABSOLUTE MAXIMUM RATINGS Parameter Power Input Voltage Operating Temperature Storage Temperature Operating Ambient Humidity Storage Humidity Symbol VCC TOP TST HOP HST Values Min. - 0.3 0 - 20 10 10 Max. + + + + + 21 50 60 90 90 Units V dc ? ? %RH %RH Notes at 25? 1 1 1 1
Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39 C Max, and no condensation of water.
Ver 0.6
June . 05 . 2003
5 / 26
17V
1 1 2 3 4 5
6 7 8 9
Notes :1. The specified current and power consumption are under the VCC=18.0V, 25C, fV=60Hz condition, Typical supply current is measured at the condition of 8 X 6 chess pattern(white & black) 2. This impedance value is for impedance matching between LVDS TX and the mating connector of the LCD. 3. The duration of rush current is about 1ms. 4. Operating voltage is measured at 25C. The variance of the voltage is 10%. 5. The output voltage at the transformer in the inverter must be high considering to the loss of the ballast capacitor in the inverter. The voltage above VS should be applied to the lamps for more than 1 second for start-up. Otherwise, the lamps may not be turned on. 6. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference. 7. The lamp power consumption shown above does not include loss of external inverter at 25C. The used lamp current is the lamp typical current. 8. Lets define the brightness of the lamp after being lighted for 5 minutes as 100%. TS is the time required for the brightness of the center of the lamp to be not less than 95%. The used lamp current is the lamp typical current. 9. The life time is defined as the time at which brightness of lamp is 50% compare to that of initial value at the typical lamp current on condition of continuous operating at 25? 2?C. Ver 0.6 June . 05 . 2003 6 / 26
Product Specification
Note. Do not attach a conducting tape to connecting wire. If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current is occurred between lamp wire and conducting tape. The design of the inverter must have specifications for the lamp in LCD Assembly. The performance of the Lamp in LCM, for example life time or brightness, is extremely influenced by the characteristics of the DC-AC inverter. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure unwanted lighting caused by the mismatch of the lamp and the inverter(no lighting, flicker, etc) never occurs. When you confirm it, the LCD Assembly should be operated in the same condition as installed in you instrument. Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current. a. The asymmetry rate of the inverter current and voltage waveform should be 10% below; b. The distortion rate of the current and voltage waveform should be within v2 10%; c. The ideal sine current and voltage waveform shall be symmetric in positive and negative polarities. Ip I -p * Asymmetry rate = | I p I p | / Irms * 100% * Distortion rate = I p (or I p) / Irms
Ver 0.6
June . 05 . 2003
7 / 26
Second data
First data
Ver 0.6
June . 05 . 2003
8 / 26
Product Specification
The backlight interface connector is a model BHSR-02VS-1(CN2/CN3) and BHR-05VS-1 (CN1/CN4) manufactured by JST. The mating connector part number are SM02B-BHSS-1-TB(2pin), SM04(9-E2)BBHS-1-TB or equivalent. The pin configuration for the connector is shown in the table below.
Notes: 1. The high voltage power terminal is thick line. 2. The low voltage power terminal is thin line. Up Side <BACKLIGHT CONNECTOR DIAGRAM> Lamp1 Lamp 2 Lamp 3 Down Side Lamp 4 Lamp 5 Lamp 6
CN 1
CN 2
CN 3 CN 4
Ver 0.6
June . 05 . 2003
9 / 26
Unit
ns MHz
Note
2pixel/clk 1
tCLK
3 4
2 40
tWV+ tVBP+ tVFP
Notes: 1. Hsync period shall be a double number of 8 2. Horizontal sync shall be active high. 3. Vertical frequency should be keep the above specification when the resolution & mode are changed. 4. Vertical sync shall be active high.
Ver 0.6
June . 05 . 2003
10 / 26
0.7Vcc 0.3Vcc
tCLK
0.5VCC
INVALID
tHV
tHFP
tVV
tVFP
Ver 0.6
June . 05 . 2003
11 / 26
Input Color Data Color MSB 0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 Red LSB 0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 MSB 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 Green LSB 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 MSB 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 Blue LSB 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 Black Red (255) Green (255) Basic Blue (255) Color Cyan Magenta Yellow White Red(000) Dark Red(001) Red(002) ----------------Red(253) Red(254) Red(255) Bright
0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0
0 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0
0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1
0 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1
Red
Green(000) Dark Green(001) Green(002) --------Green --------Green(253) Green(254) Green(255) Bright Blue(000) Dark Blue(001) Blue(002) ----------------Blue(253) Blue(254) Blue(255) Bright
Blue
Ver 0.6
June . 05 . 2003
12 / 26
90%
90%
10%
T7
Interface signal
OFF
Lamp on
OFF
T1 T2 T3 T4 T5 T6 T7
10 50 50 10 -
ms ms ms ms ms ms ms
Notes : 1. Please avoid floating state of interface signal at invalid period. 2. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V. Invalid signal with Vcc for a long period of time, causes permanent damage to LCD panel. 3. Lamp power must be turn on after power supply for LCD and interface signals are valid.
Ver 0.6
June . 05 . 2003
13 / 26
LR Tr TrR TrD
Ver 0.6
June . 05 . 2003
14 / 26
Product Specification
Notes : 1. Contrast Ratio(CR) is defined mathematically as : Surface Luminance with all white pixels Contrast Ratio = Surface Luminance with all black pixels Contrast ratio shall be measured at the center of the display (Location P1). 2. Surface Luminance (LWH )is measured at the center point (location P1) with all pixels displaying white 3. The variation in surface luminance, dWHITE is defined as : Minimum (P1, P2, ....P9) ? 100(%) dWHITE = Maximum (P1, P2, ....P9) Where P1 to P9 are the luminance with all pixels displaying white at 9 locations. H/2 H/10 H/2 H/10 V/10
P1
P2
P3
V/2
4. TCO99 Certification Requirements and test methods for environmental labeling of display [ flat] Report No.2 (1.5.2. Luminance Uniformity) LR = (LMAX.+ 30deg. / LMIN.+ 30deg.) + (LMAX.- 30deg. / LMIN. - 30deg.) ) / 2
P4
P5
P6 V/2 V/10
P7 H
P8
P9
Ver 0.6
June . 05 . 2003
15 / 26
Product Specification
5. The response time is defined as the following figure and shall be measured by switching the input signal for black and white.
TrD
% 100 90 O i cal pt Response 10 0 w te hi bl ack
TrR
w te hi
6. Viewing angle is the angle at which the contrast ratio is greater than 10.
??= 0?
yu z A
??= 90?
( 12: 00)
xl
xr
T T LCD F M D LE OU
z'
yd
Ver 0.6
June . 05 . 2003
16 / 26
Product Specification
7. Crosstalk : Cross talk =
1/2
100%
1/6
1/6
1/6 1/2
V
?
V
?
1/2
1/3
1/3
8. Gray Scale Gray Level Relative Luminance (%) Typ. 0 31 63 95 127 159 191 223 255 0.3 1.1 4.57 11.3 21.4 35.2 52.8 74.4 100
Ver 0.6
June . 05 . 2003
17 / 26
Horizontal Outside dimensions Vertical Depth Horizontal Bezel area Vertical Horizontal Active display area Vertical Weight (approximate) 3,200g (Typ.)
432.0 0.5 mm 331.5 0.5 mm 25.0 0.5 mm 413.0 mm 311.0 mm 408.0 mm 306.0 mm
Surface Treatment
Hard coating (3H) Anti-glare treatment of the front polarizer Haze (25%)
Ver 0.6
June . 05 . 2003
18 / 26
Product Specification
<FRONT VIEW>
Ver 0.6
June . 05 . 2003
19 / 26
Product Specification
<REAR VIEW>
Ver 0.6
June . 05 . 2003
20 / 26
Waveform : Random Vibration level : 1.0G RMS Bandwidth : 10 ~ 500Hz Duration : X,Y,Z 10min One time each direction Shock level : 100G Waveform: half sine wave, 2ms Direction : X, Y, Z One time each direction 0 - 40,000 feet(12,192m) 0 - 12,000 feet (3657.6m)
{ Result Evaluation Criteria } There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.
Ver 0.6
June . 05 . 2003
21 / 26
7-2. EMC
a) ANSI C63.4 Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. American National Standards Institute(ANSI), 1992 b) C.I.S.P.R Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. International Special Committee on Radio Interference. c) EN 55022 Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. European Committee for Electrotechnical Standardization.(CENELEC), 1998 ( Including A1: 2000 )
Ver 0.6
June . 05 . 2003
22 / 26
A,B,C : Inch D : Year E : Month F : Panel Code G : Factory Code H : Assembly Code I,J,K,L,M : Serial No Note 1. Year
Year Mark 97 7 98 8 99 9 2000 0 2001 1 2002 2 2003 3 2004 4 2005 5 2006 6 2007 7
2. Month
Month Mark Jan 1 Feb 2 Mar 4 Apr 4 May 5 Jun 6 Jul 7 Aug 8 Sep 9 Oct A Nov B Dec C
3. Panel Code
Panel Code Mark P1 Factory 1 P2 Factory 2 P3 Factory 3 P4 Factory 4 P5 Factory 5 Hydis Panel H
4. Factory Code
Factory Code Mark LPL Gumi K LPL Nanjing C
5. Serial No
Serial No. Mark 1 ~ 99,999 00001 ~ 99999 100,000 ~ A0001 ~ A9999, - - - - , Z9999
b) Location of Lot Mark Serial NO. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.
Ver 0.6
June . 05 . 2003
23 / 26
Ver 0.6
June . 05 . 2003
24 / 26
Product Specification
9-5. STORAGE
When storing modules as spares for a long time, the following precautions are necessary. (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5C and 35C at normal humidity. (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
Ver 0.6
June . 05 . 2003
25 / 26
Product Specification
APPENDIX 1. REQUIRED SIGNAL ASSIGNMENT FOR FlatLink(TI:SN75LVDS83) Transmitter
Pin # Pin Name
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 VCC D5 D6 D7 GND D8 D9 D10 VCC D11 D12 D13 GND D14 D15 D16 VCC D17 D18 D19 GND D20 D21 D22 D23 VCC D24 D25
Require Signal
Power Supply for TTL Input TTL Input (R7) TTL Input (R5) TTL Input (G0) Ground pin for TTL TTL Input (G1) TTL Input (G2) TTL Input (G6) Power Supply for TTL Input TTL Input (G7) TTL Input (G3) TTL Input (G4) Ground pin for TTL TTL Input (G5) TTL Input (B0) TTL Input (B6) Power Supply for TTL Input TTL Input (B7) TTL Input (B1) TTL Input (B2) Ground pin for TTL Input TTL Input (B3) TTL Input (B4) TTL Input (B5) TTL Input (RSVD) Power Supply for TTL Input TTL Input (HSYNC) TTL Input (VSYNC)
Pin #
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
Pin Name
GND D26 TX CLKIN PWR DWN PLL GND PLL VCC PLL GND LVDS GND TxOUT3+ TxOUT3TX CLKOUT+ TX CLKOUTTX OUT2+ TX OUT2LVDS GND LVDS VCC TX OUT1+ TX OUT1TX OUT0+ TX OUT0LVDS GND D27 D0 D1 GND D2 D3 D4
Require Signal
Ground pin for TTL TTL Input (DE) TTL Level clock Input Power Down Input Ground pin for PLL Power Supply for PLL Ground pin for PLL Ground pin for LVDS Positive LVDS differential data output 3 Negative LVDS differential data output 3 Positive LVDS differential clock output Negative LVDS differential clock output Positive LVDS differential data output 2 Negative LVDS differential data output 2 Ground pin for LVDS Power Supply for LVDS Positive LVDS differential data output 1 Negative LVDS differential data output 1 Positive LVDS differential data output 0 Negative LVDS differential data output 0 Ground pin for LVDS TTL Input (R6) TTL Input (R0) TTL Input (R1) Ground pin for TTL TTL Input (R2) TTL Input (R3) TTL Input (R4)
Ver 0.6
June . 05 . 2003
26 / 26