Professional Documents
Culture Documents
Definition
Ad-hoc methods
Scan design
Copyright 20
Design rules
Scan register
Scan flip-flops
Scan test sequences
Overheads
Scan design system
Summary
Definition
Scan
Partial Scan
Built-in self-test (BIST)
Boundary scan
Copyright 20
Copyright 20
Scan Design
Circuit is designed using pre-specified design
rules.
Test structure (hardware) is added to the
verified design:
Copyright 20
Copyright 20
Correcting a Rule
Violation
Q
Comb.
logic
FF
D2
CK
Comb.
logic
D1
D2
Copyright 20
CK
Q
FF
Comb.
logic
Slave latch
TC
Q
Logic
overhead
MUX
SD
CK
D flip-flop
CK
TC
Copyright 20
t
Scan mode, SD selected
Slave latch
D
Q
MCK
Q
D flip-flop
SD
MCK
Logic
Copyright 20
overhead
MCK
TCK
Scan
mode
TCK
TCK
Normal
mode
SCK
SCK
PO
Combinational
SFF
logic
SFF
SCANOUT
SFF
TC or TCK
SCANIN
Copyright 20
Not shown: CK or
MCK/SCK feed all
SFFs.
PI
I1
I2
Copyright 20
O2
Combinational
SCANIN
TC
Present
state
O1
SCANOUT
logic
S1
S2
PO
N1
N2
Next
state
10
SCANIN
I2
I1
PI
S1
Dont care
or random
bits
S2
TC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
PO
SCANOUT
O2
O1
N1
N2
Copyright 20
11
Copyright 20
12
Multiple Scan
Registers
PI/SCANIN
Combinational
logic
SFF
SFF
M
U
X
PO/
SCANOUT
SFF
TC
CK
Copyright 20
13
Scan Overheads
IO pins: One pin necessary.
Area overhead:
Gate overhead = [4 nsff/(ng+10nsff)] x 100%,
where ng = comb. gates; nff = flip-flops;
Example ng = 100k gates, nsff = 2k flipflops, overhead = 6.7%.
More accurate estimate must consider scan
wiring and layout area.
Performance overhead:
Multiplexer delay added in combinational
path; approx. two gate-delays.
Flip-flop output loading due to one additional
fanout; approx. 5-6%.
Copyright 20
VLSI Test: Lecture 23
14
Hierarchical Scan
Scanin
SFF1
Scanout
SFF1
Scanin
SFF2
SFF3
Scanout
SFF4
Hierarchical netlist
Copyright 20
SFF3
SFF2
Flat layout
15
X
IO
pad
Flipflop
cell
SFF
cell
SCANIN
TC
Routing
channels
Interconnects
Copyright 20
SCAN
OUT
16
Copyright 20
) x 100%
17
0.0
1.00
Hierarchical
16.93%
0.87
Optimum layout
11.90%
0.91
Copyright 20
18
Copyright 20
2,781
179
0
0.0%
4,603
35/49
70.0%
70.9%
5,533 s
414
414
Full-scan
2,781
0
179
15.66%
4,603
214/228
99.1%
100.0%
5s
585
105,662
19
Automated Scan
Design
Rule
violations
Scan design
rule audits
Gate-level
netlist
Combinational
ATPG
Scan hardware
insertion
Scan
netlist
Combinational
vectors
Scan sequence
and test program
generation
Test program
Copyright 20
Mask data
20
Copyright 20
21
Summary
Advantages:
Rule-based design
Automated DFT hardware insertion
Combinational ATPG
Design automation
High fault coverage; helpful in diagnosis
Hierarchical scan-testable modules are easily
combined into large scan-testable systems
Moderate area (~10%) and speed (~5%) overheads
Disadvantages:
Copyright 20
22