EEE G581

RF & Microwave Engineering

Dr. Praveen Kumar A.V.
BITS Pilani EEE Department
BITS Pilani, Pilani
Pilani Campus
 Network analysis
BITS Pilani
Pilani Campus
Seminar topics from the handout itself

BITS Pilani, Pilani Campus

Network elements

• Input quantities (n)

• Output quantities (n)

•A system function (n × n)

• A port - an inlet / outlet where a given wave (mode) can enter / exit a
network

BITS Pilani, Pilani Campus

Network analysis – low frequency
• At low RF frequency (quasi-static), we use Vn and In at porn number n
and relate them through Z or Y parameters.

• If we have non-TEM ports (waveguide), then voltage and current are not
uniquely defined, so we define equivalent voltage and current and use Z
and Y parameter

BITS Pilani, Pilani Campus

Network analysis – high frequency
• At high frequencies, V, I, Z, Y etc can’t be directly measured, but only E and H.
So Z and Y parameters won’t fit

• At high frequencies, reflection or scattering effects will also come into picture

• Scattering parameters relate the voltage waves incident on the ports to those
reflected from the ports

VNA can measure S-parameters

directly

BITS Pilani, Pilani Campus

Scattering parameters
V1  S11V1  S12V2  S13V3  .......  S1nVn V1   S11 S12 ....S1n  V1 
     
V2  S 21V1  S 22V2  S 23V3  .......  S 2 nVn V2   S21 S22 ....S2 n  V2 
.  .  . 
.    
. .   .  . 
.  .  . 
Vn  S n1V1  S n 2V2  S n 3V3  .......  S nnVn     
Vn   Sn1 Sn 2 ....Snn  Vn 


A specific element in the S-matrix can be represented as

Vi 
Sij   Vk  0 for k  j
Vj
This means
(1) sending a wave at jth port and measuring the wave coming out of ith port
(2) other ports are having no incident waves means there are no sources at those ports and
they are terminated by matched load to prevent indirect sources (reflections)
BITS Pilani, Pilani Campus
Interpreting the S-matrix
1. Read column-wise

2. nth column gives the ratio of the voltage coming out of all
ports including itself to the voltage fed to port n

Signal applied to Signal applied to

port 1 port 2 The example to the left shows that if a
voltage signal is applied to port 1 of the
system described by [S], then
0 0
S  
0 
(1) it is 100 % coupled to port 2
1 (2) Port 1 is not coupled to itself (ie., no
reflection)
(3) No coupling from port 2 to 1 or to itself

BITS Pilani, Pilani Campus

Properties of S-matrix
1. Reciprocal network : S-matrix should be symmetric

St  S

2. Perfectly matched network : Zero diagonal elements

Sii  0

3. Lossless network : Power absorbed by the network is ( S * )t S  I

zero  S-matrix should be unitary
I stands for identity matrix

BITS Pilani, Pilani Campus

Example 1
The S-matrix for a directional coupler is given below. Check if the coupler is reciprocal, matched
and lossless

0 j 1 0
 1
1  j 0 0
S
2 1 0 0 j
 
0 1 j 0

BITS Pilani, Pilani Campus

Example 1
The S-matrix for a directional coupler is given below. Check if the coupler is reciprocal, matched
and lossless
0 j 1 0
 1
1  j 0 0
1) S 
t
S So reciprocal
2 1 0 0 j
 
0 1 j 0

2) Diagonal elements are all zero, so perfectly matched

0  j 1 0  0  j 1 0  2 0 0 0
    0 0 
1   j 0 0 1  1   j 0 0 1  1 2 0
3) S 
*
(S ) 
* t
( S * )t S   I
2 1 0 0  j  2 1 0 0  j  2 0 0 2 0
     
0 1  j 0  0 1  j 0  0 0 0 2
So lossless
BITS Pilani, Pilani Campus
Example 2
Find the S-parameters for the series element. Use Z0 as the reference impedance

BITS Pilani, Pilani Campus

Example 2

Zin(1)  Z  Z 0
Zin(1)  Z 0 Z V1
S11  (1)   
Zin  Z 0 Z  2Z 0 V1

To calculate S21, we need to express the voltage across a matched load connected at port 2 in
terms of the total voltage at port 1.

Z0 2  Z  Z0 
V2  V1 V1  V  V  V 1  S11   V
   
Z  Z0 1 1 1
Z  2Z 0
1

By inspection, the network is

  2Z 0 V2 2Z 0
V2  V1 , S21    reciprocal, so S22=S11, S12=S21
Z  2Z 0 V1 Z  2Z 0

BITS Pilani, Pilani Campus

Example 3 homework

Z1=8.56 W
Z2=141.8 W
Z050 W
Port 1 Port 2
V1+ V2+
V1 V2

BITS Pilani, Pilani Campus

 V1 Zin(1)  Z 0
1) S11    (1)
 (1)
V1 V2  0
V2  0 Z in  Z 0 Z0 on port 2

Zin(1)  Z1  (50  Z1 ) || Z 2  50 W
 S11  0  S22

Since S11 =0, it means that no reflections at the input port, V1=V1+

V2
2) S21   
Z eff (50  Z1 ) || Z 2
V1 V | z2  V  V1  0.829V1
Z eff  Z1 (50  Z1 ) || Z 2  Z1
1
V2  0

50
V2  V | z2  0.708V1
50  Z1
V2  0 0.708
S
V1
 0.708  S 21  S12
0.708 0 

BITS Pilani, Pilani Campus

Example 4 homework

0 1/ 2 1/ 2 
S  1/ 2 0 1/ 2 
1/ 2 1/ 2 0 

BITS Pilani, Pilani Campus