Simulation of Three-phase

Nine-level Inverter for

Induction Motor Drive
 Conventional inverter has been used since the past
decades in the field of industrial applications and power
systems of lower power usage. Problems appeared when it
comes to high power and medium voltages usage.
Conventional inverters are found that it is no longer fulfill
the requirement of voltage usage due to the incapable of
reducing harmonic contents. It has high switching losses,
lower efficiency and the lifespan of the systems due to
long term constraining. This lead to the growth of
Multilevel Inverter (MLI), the creation of multiple DC levels
that combined into sinusoidal wave which reduces
harmonic distortion. MLI topologies are introduced to be
functioning under high frequency with lesser switching
losses and higher efficiency. Therefore, a 9-level
multilevel inverter is designed and simulated to produces
a lower THD content.
 It shows that the percentage of THD decreased abruptly
when the number of level increased. This meant that
the harmonic distortion is decreased as the voltage level
of a Cascaded H Bridge MLI is increased. As a result,
the performance of the Cascaded H-Bridge MLI is
depending on the voltage levels in terms of THD
content.
 . [1] Rodriguez, Jose, Jih-Sheng Lai, and Fang Zheng Peng. 2002 Multilevel inverters: a survey of topologies,
controls, and applications Industrial Electronics, IEEE Transactions 49.pp.724- 738.
 [2] Alex Van den Bossche. Ali Ajami, Mohammad Reza Jannati Oskuee, Ataollah Mokhberdoran 2014 Developed
cascaded multilevel inverter topology to minimize the number of circuit devices and voltage stresses of switches
IET Power Electron., 2014, Vol. 7, Iss. 2, pp. 459– 466
 [3] Ebrahim Babaei, Sara laali, Somayeh 2014 Cascaded Multilevel Inverter With Series Connection of Novel H-
Bridge Basic Units IEEE Transactions on Industrial Electronics 61, Issue: 12, pp- 6664 - 6671,
 [4] Amarendra Edpuganti and Akshay K. Rathore 2015 Optimal Low Switching Frequency Pulse width Modulation
of Nine-Level Cascade Inverter IEEE Transactions on Power Electronics 30, pp -482 – 495
 [5] Junfeng LIU, Jialei WU, Jun ZENG, and Huafang GUO 2015 A Novel Nine-Level Inverter Employing One Voltage
Source and Reduced Components as High Frequency AC Power Source (MERCon), IEEE Xplore
 [6] Sandoval G, Miranda H and Espinosa G 2012 Passivity-based control of an asymmetric ninelevel inverter for
harmonic current mitigation IET Power Electron.5 pp. 237–247
 [7] Sasan Hashemizadeh-Ashan and Mohammad Monfared 2016 Design and Comparison of Nine-Level Single-
phase Inverter with a Pair of Coupled Inductors and Two DC Sources IET Power Electronics 9 pp 2271 – 2281
 [8] S Usha, C Subramani, A Geetha, 2018, “Performance Analysis of H-bridge and T-Bridge Multilevel Inverters
for Harmonics Reduction” International Journal of Power Electronics and Drive Systems, 9 (1), pp:231-239
 . [9] Jayaprakash Sabarad, and Kulkarni G H 2015 Comparative Analysis of SVPWM and SPWM Techniques for
Multilevel Inverter Power and Advanced Control Engineering (ICPACE), IEEE Xplore 27 pp- 232-237.
 [10] K. Dhinesh kumar, C. Subramani, G. Prakash, 2018, ‘Kalman Filter Algorithm for Mitigation of Power
System Harmonics” International Journal of Electrical and Comput